

# THIS SPEC IS OBSOLETE

Spec No: 38-05478

Spec Title: CY7C1069DV33, 16-MBIT (2M X 8) STATIC RAM

Replaced by: None



# 16-Mbit (2M × 8) Static RAM

#### **Features**

- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 175 mA at 100 MHz
- Low complementary metal oxide semiconductor (CMOS) standby power
  - $\square$  I<sub>SB2</sub> = 25 mA
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 54-pin thin small outline package (TSOP) Type II and 48-ball very fine-pitch ball grid array (VFBGA) packages.

### **Functional Description**

The CY7C1069DV33 is a high performance CMOS Static RAM organized as 2,097,152 words by 8 bits.

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and Write Enable ( $\overline{WE}$ ) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).


To read from the device, take <u>Chip Enables</u> ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. See Truth Table on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is <u>deselected</u> ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).

The CY7C1069DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball very fine-pitch ball grid array (VFBGA) package.

For a complete list of related documentation, click here.

## **Logic Block Diagram**





## **Contents**

Selection Guide	
Pin Configurations	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	10
Ordering Code Definitions	10
Package Diagrams	11
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC®Solutions	15
Cypress Developer Community	15
Technical Support	15



### **Selection Guide**

	-10	Unit
Maximum access time	10	ns
Maximum operating current	175	mA
Maximum CMOS standby current	25	mA

## **Pin Configurations**

Figure 1. 54-pin TSOP II pinout (Top View) [1]





Figure 2. 48-ball VFBGA pinout (Top View) [1]



#### Note

<sup>1.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

DC input voltage [2]	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	>2001 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Range Ambient Temperature			
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$		

## **DC Electrical Characteristics**

Over the Operating Range

Doromotor	Description	Test Conditions	-1	Unit	
Parameter	Description	rest Conditions	Min	Max	Ullit
V <sub>OH</sub>	Output HIGH voltage	Min $V_{CC}$ , $I_{OH} = -4.0 \text{ mA}$	2.4	-	V
$V_{OL}$	Output LOW voltage	$Min V_{CC}, I_{OL} = 8.0 \text{ mA}$	_	0.4	V
$V_{IH}$	Input HIGH voltage	-	2.0	V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input LOW voltage [2]	-	-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_{IN} \le V_{CC}$	-1	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_{OUT} \le V_{CC}$ , Output disabled	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , I <sub>OUT</sub> = 0 mA, CMOS levels	_	175	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}}, \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f = f}_{\text{MAX}} \end{aligned}$	-	30	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{CC}} - 0.3 \text{ V, CE}_2 \leq 0.3 \text{ V,} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V or V}_{\text{IN}} \leq 0.3 \text{ V, f} = 0 \end{aligned}$	<u></u>	25	mA



<sup>2.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.

Document Number: 38-05478 Rev. \*J



## Capacitance


Parameter [3]	Description	Test Conditions	TSOP II	VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , f = 1 MHz, $V_{CC} = 3.3 \text{V}$	6	8	pF
C <sub>OUT</sub>	IO capacitance		8	10	pF

## Thermal Resistance

Parameter [3]	Description	Test Conditions	TSOP II	VFBGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	76.15	28.37	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		14.15	5.79	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [4]



#### Notes

Tested initially and after any design or process changes that may affect these parameters.
 Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0 V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0 V) voltage.



## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 2 \text{ V}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}, CE_2 \le 0.2 \text{ V}, V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	25	mA
t <sub>CDR</sub> <sup>[5]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[6]</sup>	Operation recovery time		t <sub>RC</sub>	_	ns

## **Data Retention Waveform**





- Notes
   Tested initially and after any design or process changes that may affect these parameters.
   Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 50 μs or stable at V<sub>CC(min)</sub> ≥ 50 μs.



## **AC Switching Characteristics**

Over the Operating Range

Parameter [7]	December 1		10	
Parameter 173	Description	Min	Max	Unit
Read Cycle			•	
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access [8]	100	_	μS
t <sub>RC</sub>	Read cycle time	10	-	ns
t <sub>AA</sub>	Address to data valid	_	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	_	10	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5	ns
t <sub>LZOE</sub>	OE LOW to low Z [9]	1	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [9]	_	5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to low Z <sup>[9]</sup>	3	-	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to high Z [9]	_	5	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to power-up [10]	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to power-down [10]	_	10	ns
Write Cycle [11,	, 12]			•
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to write end	7	-	ns
t <sub>AW</sub>	Address setup to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7	-	ns
t <sub>SD</sub>	Data setup to write end	5.5	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [9]	3		ns
t <sub>HZWE</sub>	WE LOW to high Z [9]		5	ns

- 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in (a) of Figure 3 on page 5, unless specified otherwise.

<sup>8.</sup> t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.

9. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>LZOE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady state voltage.

10. These parameters are guaranteed by design and are not tested.

11. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. CE<sub>1</sub> and WE are LOW along with CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>12.</sup> The minimum write cycle time for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [13, 14] **ADDRESS** t<sub>OHA</sub> DATA I/O PREVIOUS DATA VALID DATA OUT VALID Figure 6. Read Cycle No. 2 (OE Controlled) [14, 15] **ADDRESS** t<sub>RC</sub> CE<sub>1</sub>  $CE_2$ **t**ACE ŌE  $t_{\text{HZOE}}$ t<sub>DOE</sub> ← t<sub>HZCE</sub> t<sub>LZOE</sub> HIGH IMPEDANCE HIGH IMPEDANCE DATA I/O DATA OUT VALID  $t_{LZCE}$  $t_{PD}$ V<sub>CC</sub> SUPPLY CURRENT  $t_{PU}$  $I_{CC}$ 50%

#### Notes

 $I_{SB}$ 

<sup>13.</sup> The device is continuously selected.  $\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$ , and  $\text{CE}_2 = \text{V}_{\text{IH}}$ .

14.  $\overline{\text{WE}}$  is HIGH for read cycle.

15. Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [16, 17, 18]





Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [16, 17, 18, 19]



- Notes

  16.  $\overline{\text{CE}}$  is a shorthand combination of both  $\overline{\text{CE}}_1$  and  $\text{CE}_2$  combined. It is active LOW.

  17.  $\overline{\text{Data}}$  I/O is high impedance if  $\overline{\text{OE}} = \underline{\text{V}}_{\text{IH}}$ .

  18. If  $\overline{\text{CE}}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.
- 19. The minimum write cycle time is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .




## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	X	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	X	L	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069DV33-10ZSXI	51-85160 54	4-pin TSOP II (Pb-free)	Industrial
	CY7C1069DV33-10BVXI	51-85178 48	8-ball VFBGA (Pb-free)	

## **Ordering Code Definitions**








## **Package Diagrams**


### Figure 9. 54-pin TSOP Type II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160

54 Lead TSOP TYPE II - STANDARD










51-85160 \*E



### Package Diagrams (continued)

Figure 10. 48-ball VFBGA (8 × 9.5 × 1.0 mm) VCG048/BZ48B Package Outline, 51-85178



SYMBOL	DIMENSIONS			
	MIN.	NOM.	MAX.	
Α	-	-	1.00	
A1	0.16	0.21	0.26	
D		9.50 BSC		
Е	8.00 BSC			
D1	5.25 BSC			
E1	3.75 BSC			
MD	8			
ME	6			
N	48			
Øb	0.25	0.30	0.35	
eD	0.75 BSC			
еE	0.75 BSC			
SD	0.38			
SE	0.38			

#### NOTES:

- 1. ALL DIMÉNSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- <u>Ó</u> DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- © "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
  "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,  $"SD" = eD/2 \ AND \ "SE" = eE/2.$ 

- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK
  METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

51-85178 \*D




## **Acronyms**

Acronym	Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
VFBGA	very fine-pitch ball grid array		
TSOP	thin small outline package		
TTL	transistor-transistor logic		
WE	write enable		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		





## **Document History Page**

ocument ocument	ocument Title: CY7C1069DV33, 16-Mbit (2M × 8) Static RAM ocument Number: 38-05478					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	201560	See ECN	SWI	Advance datasheet for C9 IPP		
*A	233748	See ECN	RKF	Modified AC, DC parameters as per EROS (Specification 01-2165) Pb-free Offering in the Ordering Information		
*B	469420	See ECN	NXR	Changed status from Advance Information to Preliminary. Removed -8 and -12 speed bins from product offering Removed Commercial Operating Range Changed 2G Ball of FBGA and pin 40 of TSOPII from DNU to NC Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page 3 Changed I <sub>CC(Max)</sub> from 220 mA to 100 mA Changed I <sub>SB1(Max)</sub> from 70 mA to 30 mA Changed I <sub>SB1(Max)</sub> from 40 mA to 25 mA Specified the Overshoot specification in footnote 1 Added Data Retention Characteristics table on page 5 Updated the 48-pin FBGA package Updated the Ordering Information table.		
*C	499604	See ECN	NXR	Added note 1 for NC pins Updated Test Condition for I <sub>CC</sub> in DC Electrical Characteristics table Updated the 48-ball FBGA Package		
*D	1462585	See ECN	VKN / AESA	Changed status from Preliminary to Final. Updated DC Electrical Characteristics: Changed maximum value of I <sub>CC</sub> parameter from 125 mA to 175 mA. Updated Thermal Resistance.		
*E	3109063	12/13/2010	AJU	Added Ordering Code Definitions. Updated Package Diagrams.		
*F	3147335	01/19/2011	PRAS	Added Acronyms and Units of Measure. Updated to new template.		
*G	3417274	10/21/2011	TAVA	Updated Features. Updated DC Electrical Characteristics. Updated Switching Waveforms.		
*H	4575167	11/19/2014	TAVA	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagrams: spec 51-85160 – Changed revision from *C to *E. spec 51-85178 – Changed revision from *A to *C.		
*	5319084	06/22/2016	NILE	Updated Thermal Resistance: Changed value of $\Theta_{JA}$ parameter corresponding to 54-pin TSOP II package from 24.18 °C/W to 76.15 °C/W. Changed value of $\Theta_{JC}$ parameter corresponding to 54-pin TSOP II package from 5.40 °C/W to 14.15 °C/W. Updated Switching Waveforms: Added Note 19 and referred the same note in Figure 10. Updated Package Diagrams: spec 51-85178 – Changed revision from *C to *D. Updated to new template.		
*J	5529532	11/22/2016	VINI	Obsolete document. Completing Sunset Review.		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc cypress.com/memory Memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05478 Rev. \*J Revised November 22, 2016 Page 15 of 15