

September 2001 Revised February 2002

#### 74ALVC162835

# Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The ALVC162835 low voltage 18-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow is controlled by output-enable  $(\overline{OE})$ , latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs ( $I_n$ ) to Outputs ( $O_n$ ) on a Positive Edge Transition of the Clock. When  $\overline{OE}$  is LOW, the output data is enabled. When  $\overline{OE}$  is HIGH the output port is in a high impedance state.

The ALVC162835 is designed with  $26\Omega$  series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162835 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74ALVC162835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- Compatible with PC100 DIMM module specifications
- 1.65V to 3.6V V<sub>CC</sub> specifications provided
- 3.6V tolerant inputs and outputs
- $\blacksquare$  26 $\Omega$  series resistors in outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  - 5.4 ns max for 3.0V to 3.6V  $V_{CC}$ 6.3 ns max for 2.3V to 2.7V  $V_{CC}$ 9.2 ns max for 1.65V to 1.95V  $V_{CC}$
- Power-off high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model >200V

**Note 1:** To ensure the high impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pulldown resistor; the minimum value of the resistor is determined by the current sourcing capability of the

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ALVC162835T	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**

		, ,		
NC -	1	$\cup$	56	-GND
NC -	2		55	-NC
01 -	3		54	I <sub>1</sub>
GND	4		53	<b>-</b> GND
02 -	5		52	<b></b> l <sub>2</sub>
Оз	6		51	<b>-</b> l <sub>3</sub>
V <sub>cc</sub> —	7		50	⊸∨ <sub>cc</sub>
04	8		49	<b></b> 14
O <sub>5</sub> —	9		48	<b>–</b> I <sub>5</sub>
06 -	10		47	<b></b> I <sub>6</sub>
GND-	11		46	-GND
07-	12		45	<b></b> 1 <sub>7</sub>
a <sub>8</sub> —	13		44	<b>–</b> I <sub>8</sub>
09 -	14		43	<b>—</b> lg
O <sub>10</sub> —	15		42	I <sub>10</sub>
011-	16		41	I <sub>11</sub>
012 -	17		40	-1 <sub>12</sub>
GND -	18		39	-GND
O <sub>13</sub>	19		38	<b>-</b> I <sub>13</sub>
014 -	20		37	-1 <sub>14</sub>
O <sub>15</sub> —	21		36	-1 <sub>15</sub>
V <sub>cc</sub> -	22		35	−v <sub>cc</sub>
o <sub>16</sub>	23		34	<b>-</b> 1 <sub>16</sub>
017-	24		33	-1 <sub>17</sub>
GND -	25		32	<b>-</b> GND
O <sub>18</sub> -	26		3 1	<b>-</b> 1 <sub>18</sub>
ŌE	27		30	-CLK
LE	28		29	-GND

#### **Pin Descriptions**

Pin Names	Description
ŌĒ	Output Enable Input (Active LOW)
LE	Latch Enable Input
CLK	Clock Input
I <sub>1</sub> - I <sub>18</sub>	Data Inputs
I <sub>1</sub> - I <sub>18</sub> O <sub>1</sub> - O <sub>18</sub>	3-STATE Outputs

#### **Truth Table**


	Inp	Outputs		
ŌE	LE	O <sub>n</sub>		
Н	Х	Х	Х	Z
L	Н	Χ	L	L
L	Н	X	Н	Н
L	L	1	L	L
L	L	1	Н	Н
L	L	Н	X	O <sub>0</sub> (Note 2)
L	L	L	X	O <sub>0</sub> (Note 3)

- L = Logic HIGH
  L = Logic LOW
  X = Don't Care, but not floating
  Z = High Impedance
  ↑ = LOW-to-HIGH Clock Transition

Note 2: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

#### **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 4)

Output Voltage (V $_{O}$ ) (Note 5)  $-0.5V \text{ to V}_{CC} + 0.5V$ 

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$  —50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_O < 0V$  –50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC  $V_{CC}$  or Ground Current per

Supply Pin (I $_{CC}$  or Ground)  $\pm 100$  mA

Storage Temperature Range ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

# Recommended Operating Conditions (Note 6)

Power Supply

Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate  $(\Delta t/\Delta V)$ 

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$  10 ns/V

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 6: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	V <sub>CC</sub> - 0.2		1
		I <sub>OH</sub> = -2 mA	1.65	1.2		i
		I <sub>OH</sub> = -4 mA	2.3	1.9		i
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3.0	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		i
		I <sub>OH</sub> = -12 mA	3.0	2		i
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		I <sub>OL</sub> = 2 mA	1.65		0.45	i
		I <sub>OL</sub> = 4 mA	2.3		0.4	i
		I <sub>OL</sub> = 6 mA	2.3		0.55	V
			3.0		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	i
		I <sub>OL</sub> = 12 mA	3		0.8	i
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	3.6		±10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μА

#### **AC Electrical Characteristics**

			$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$										
Symbol		Parameter			C <sub>L</sub> = 5	60 pF			C <sub>L</sub> =	C <sub>L</sub> = 30 pF			
Symbol		Parameter		V <sub>CC</sub> = 3.3	$3V \pm 0.3V$	$V_{CC} = 2.7V$		$V_{CC} = 2.5V \pm 0.2V$		$V_{CC}=1.8V\pm0.15V$		Units	
				Min	Max	Min	Max	Min	Max	Min	Max		
f <sub>CLOCK</sub>	Clock Freque	ency			150		150		150		100	MHz	
t <sub>W</sub>	Pulse Width	LE High		3.3		3.3		3.3		4.0		ns	
		CLK High or Low		3.3		3.3		3.3		4.0			
ts	Setup Time	Data Before CLK ↑		1.7		2.1		2.2		2.5			
		Data Before CLK ↓	CLK High	1.5		1.6		1.9				ns	
			CLK Low	1.0		1.1		1.3					
t <sub>H</sub>	Hold Time	Data After CLK ↑	•	0.7		0.6		0.6		1.0			
		Data After LE ↓	CLK High	1.4		1.7		1.4				ns	
			or Low	1.4		1.7		1.4					
f <sub>MAX</sub>	Maximum Clo	ock Frequency		150		150		150		100		MHz	
$t_{PHL},t_{PLH}$	Propagation	I to O		1.0	4.2		5.0	1.0	5.0	1.5	9.8		
	Delay	LE to O		1.3	5.1		5.8	1.3	5.9	1.5	9.8	ns	
		CLK to O		1.4	5.4		6.1	1.4	6.3	2.0	9.2		
$t_{PZL}, t_{PZH}$	Output Enabl	le Time		1.1	5.5		6.5	1.4	6.3	1.5	9.8	ns	
$t_{PLZ},t_{PHZ}$	Output Disab	le Time		1.3	4.5		4.9	1.0	4.9	1.5	7.9	ns	

### AC Electrical Characteristics Over Load (Note 7)

			$R_L = 500\Omega$ , $V_{CC} = 3.3V \pm 0.15V$			
Symbol	Parameter	T <sub>A</sub> = -0°0	c to +85°C	$T_A = -0^{\circ}C \text{ to } +65^{\circ}C$		Units
Symbol		C <sub>L</sub> = 0 pF		C <sub>L</sub> = 50 pF		Offics
		Min	Max	Min	Max	1
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	0.9	2.0	1.0	4.0	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.4	2.9	1.9	5.0	ns

Note 7: Characterized only.

#### Capacitance

Symbol	Parameter		Conditions	<b>T</b> <sub>A</sub> = -	Units	
Symbol	Faiailletei		Conditions	v <sub>cc</sub>	Typical	Office
C <sub>IN</sub>	Input Capacitance	Control	V <sub>I</sub> = 0V or V <sub>CC</sub>	3.3	3.5	pF
		Data	V <sub>I</sub> = 0V or V <sub>CC</sub>	3.3	5	þi
00.	Output Capacitance		$V_I = 0V$ , or $V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	40	
				2.5	35	pF
		Outputs Disabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	14	þi
				2.5	125	

## $I_{OUT}$ - $V_{OUT}$ Characteristics




FIGURE 1. Characteristics for Output - Pull Up Drive




FIGURE 2. Characteristics for Output - Pull Down Driver

#### **AC Loading and Waveforms**





TABLE 1. Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{L}$
$t_{PZH}$ , $t_{PHZ}$	GND
ΨZH, ΨHZ	GIVD

FIGURE 3. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics:  $f=1 MHz;\, t_r=t_f=2 ns;\, Z_0=50 \Omega)$ 

Symbol	V <sub>CC</sub>						
Symbol	$3.3V \pm 0.3V$	2.7V	$2.5V \pm 0.2V$	1.8 ± 0.15V			
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V			
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V			
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2			



OUTPUT CONTROL Vmi GND

DATA
OUT

DATA
OUT

FIGURE 4. Waveform for Inverting and Non-inverting Functions  $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$ 

FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic  $t_r=t_f\leq 2.0ns,\,10\%\ to\ 90\%$ 





FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic  $t_r=t_f\!\le\!2.0ns,\,10\%$  to 90%



Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com