

www.ti.com SLRS062 – DECEMBER 2012

7- bit Integrated Motor and Relay Driver

Check for Samples: DRV777


FEATURES

- Supports up to 20V Output Pull-up Voltage
- –40°C to 125°C Operating Temperature Range
- Supports Wide Range of Stepper Motors, DC Motors, Relays, and Inductive Coils
- Low Output VOL of 0.4V (Typical) With
 - 140mA Current Sink per Channel at 5.0V Logic Input⁽¹⁾
 - 1A Current Output when all 7 Channels Tied in Parallel⁽¹⁾
- Compatible to 1.8V, 3.3V and 5.0V Microcontrollers and Logic Interface
- Internal Free-wheeling Diodes for Inductive Kick-back Protection
- Input Pull-down Resistors Allows Tri-stating the Input Driver
- Input RC-Snubber to Eliminate Spurious Operation in Noisy Environment
- Low Input and Output Leakage Currents
- Easy to use Parallel Interface
- ESD Protection Exceeds JESD 22
 - 2kV HBM, 500V CDM
- Available in 16-pin SOIC and TSSOP Packages
- (1) Total current sink may be limited by the internal junction temperature, absolute maximum current levels etc - refer to the Electrical Specifications section for details.

APPLICATIONS

- Unipolar Stepper Motor Drivers
- Relay and Inductive Load Drivers
- Solenoid Drivers
- Lamp and LED Displays
- Logic Level Shifter
- General Low-Side Switch Applications

Functional Diagram



DESCRIPTION

DRV777 motor driver features 7 low output impedance drivers that minimize on-chip power dissipation. DRV777 supports 1.8V to 5V CMOS logic input interface thus making it compatible to a wide range of micro-controllers and other logic interfaces. DRV777 features an improved input interface that minimizes the input DC current drawn from the external drivers. Device also features an input RC snubber that greatly improves its performance in noisy operating conditions. All channel inputs feature an internal input pull-down resistor thus allowing input logic to be tri-stated. DRV777 also supports other logic input levels, e.g. TTL and 1.8V; see typical characteristics section for details.

As shown in the Functional Diagram, each output of the DRV777 features an internal free-wheeling diode connected in a common-cathode configuration at the COM pin.

Device provides flexibility of increasing current sink capability through combining several adjacent channels in parallel. Under typical conditions DRV777 can support up to 1.0A of load current when all 7-channels are connected in parallel. DRV777 is available in 16-pin SOIC and 16-pin TSSOP packages.

Table 1. DRV777 Function Table⁽¹⁾

INPUT (IN1 – IN7)	OUTPUT (OUT1-OUT7)
L	H ⁺⁽²⁾
Н	L
Z	H ⁺⁽²⁾
(1) L = Low-level (GND); H= H	igh-level; Z= High-impedance;
(2) H ⁺ - Pull-un-level	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLRS062 – DECEMBER 2012 www.ti.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _J	PART NUMBER	PACK	AGE	TOP-SIDE MARKING
40°C to 405°C	DRV777DR	16-Pin SOIC	Reel of 2500	DRV777
–40°C to 125°C	DRV777PWR	16-Pin TSSOP	Reel of 2000	DRV777

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

DEVICE INFORMATION




Figure 1. DRV777 PINOUT




Figure 2. Channel Block Diagram

DRV777 PIN DESCRIPTION

NAME	PIN N	UMBER	DESCRIPTION
	16-SOIC	16-TSSOP	DESCRIPTION
IN1 – IN7	1–7	1–7	Logic Input Pins IN1 through IN7
GND	8	8	Ground Reference Pin
СОМ	9	9	Internal Free-Wheeling Diode Common Cathode Pin
OUT7 – OUT1	10–16	10–16	Channel Output Pins OUT7 through OUT1

Product Folder Links: DRV777

www.ti.com SLRS062-DECEMBER 2012

ABSOLUTE MAXIMUM RATINGS(1)

Specified at $T_J = -40$ °C to 125°C unless otherwise noted.

			VALU	JE	UNIT
			MIN	MAX	UNIT
V_{IN}	Pins IN1- IN7 to GND voltage	-0.3	5.5	٧	
V_{OUT}	Pins OUT1 – OUT7 to GND voltage			20	٧
V_{COM}	Pin COM to GND voltage			20	٧
	Max GND-pin continuous current (100°C < T _J		700	mA	
I _{GND}	Max GND-pin continuous current (T _J < +100°C	3)		1.0	Α
D	Total device power dissipation at $T_{\Delta} = 85^{\circ}\text{C}$	16 Pin - SOIC		0.86	W
P_D	Total device power dissipation at T _A = 65 C	16 Pin - TSSOP		0.68	W
ESD	ESD Rating – HBM			2	kV
ESD	ESD Rating – CDM		500	٧	
TJ	Operating virtual junction temperature				°C
T _{stg}	Storage temperature range	·	- 55	150	°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS(1)(2)

BOARD	PACKAGE	θ _{JC}	θ _{JA} ⁽³⁾	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C	T _A = 105°C
High-K	16-Pin SOIC	46°C/W	75°C/W	13.33 mW/°C	1.66 W	1.06 W	0.86 W	0.59 W
High-K	16-Pin TSSOP	49°C/W	95°C/W	10.44 mW/°C	1.31 W	0.84 W	0.68 W	0.47 W

- Maximum dissipation values for retaining device junction temperature of 150°C
- Refer to Tl's design support web page at www.ti.com/thermal for improving device thermal performance Operating at the absolute T_{J-max} of 150°C can affect reliability– for higher reliability it is recommended to ensure $T_J < 125$ °C

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	TYP MAX	UNIT	
V _{OUT}	Channel off-state output pull-up voltage		16	V		
V _{COM}	COM pin voltage	COM pin voltage				
	Death and estimate sink around	VINx = 3.3V		100 ⁽¹⁾	mA	
I _{OUT(ON)}	Per channel continuous sink current	Per channel continuous sink current VINx = 5.0V				
T_J	Operating junction temperature	-40	125	°C		

(1) 1) Refer to ABSOLUTE MAXIMUM RATINGS for T_J dependent absolute maximum GND-pin current

Product Folder Links: DRV777



ELECTRICAL CHARACTERISTICS

Specified over the recommended junction temperature range $T_J = -40$ °C to 125°C and over recommended operating conditions unless otherwise noted. Typical values are at $T_1 = 25$ °C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUTS IN1 TI	HROUGH IN7 PARAMETERS					
V _{I(ON)}	IN1-IN7 logic high input voltage	$V_{pull-up} = 3.3 \text{ V}, R_{pull-up} = 1 \text{ k}\Omega, I_{OUTX} = 3.2 \text{ mA}$	1.65			V
V _{I(OFF)}	IN1-IN7 logic low input voltage	$\begin{aligned} V_{pull-up} = 3.3 \text{ V, } R_{pull-up} = 1 \text{ k}\Omega, \\ (I_{OUTX} < 20 \mu\text{A}) \end{aligned}$		0.4	0.6	V
I _{I(ON)}	IN1-IN7 ON state input current	$V_{pull-up} = 3.3 \text{ V}, \text{ VIN}_{x} = 3.3 \text{ V}$		12	25	uA
I _{I(OFF)}	IN1-IN7 OFF state input leakage	$V_{pull-up} = 3.3 \text{ V}, \text{ VIN}_{x} = 0 \text{ V}$			250	nA
OUTPUTS OU	T1 THROUGH OUT7 PARAMETERS					
V	OLITA OLITZ leve level cuteut veltege	V _{INX} = 3.3 V, I _{OUTX} = 100 mA		0.36	0.49	V
V _{OL}	OUT1–OUT7 low-level output voltage	V _{INX} = 5.0 V, I _{OUTX} = 140 mA		0.40		V
	OUT1-OUT7 ON-state continuous	V _{INX} = 3.3 V, V _{OUTX} = 0.4 V	80	100		A
I _{OUT(ON)}	current ⁽¹⁾ (2) at V _{OUTX} = 0.4V	V _{INX} = 5.0 V, V _{OUTX} = 0.4 V	95	140		mA
I _{OUT(OFF)(ICEX)}	OUT1-OUT7 OFF-state leakage current	V _{INX} = 0 V, V _{OUTX} = V _{COM} = 16 V		0.5		μΑ
SWITCHING P	ARAMETERS(3)(4)					
t _{PHL}	OUT1-OUT7 logic high propagation delay	$V_{INX} = 3.3V$, $V_{pull-up} = 12 V$, $R_{pull-up} = 1 k\Omega$		50	70	ns
t _{PLH}	OUT1-OUT7 logic low propagation delay	$V_{INX} = 3.3V$, $V_{pull-up} = 12 V$, $R_{pull-up} = 1 k\Omega$		121	140	ns
t _{CHANNEL}	Channel to Channel delay	Over recommended operating conditions and with same test conditions on channels.		15	50	ns
R _{PD}	IN1–IN7 input pull-down Resistance		210k	300k	390k	Ω
ζ	IN1-IN7 Input filter time constant			9		ns
C _{OUT}	OUT1-OUT7 output capacitance	V _{INX} = 3.3 V, V _{OUTX} = 0.4 V		15		pF
FREE-WHEEL	ING DIODE PARAMETERS(5)(4)					
VF	Forward voltage drop	I _{F-peak} = 140 mA, VF = V _{OUTx} - V _{COM}		1.2		V
I _{F-peak}	Diode peak forward current			140		mA

⁽¹⁾ The typical continuous current rating is limited by V_{OL}= 0.4V. Whereas, absolute maximum operating continuous current may be limited by the Thermal Performance parameters listed in the Dissipation Rating Table and other Reliability parameters listed in the Recommended Operating Conditions Table.

Refer to the Absolute Maximum Ratings Table for T_J dependent absolute maximum GND-pin current.

Product Folder Links: DRV777

Rise and Fall propagation delays, t_{PHL} and t_{PLH}, are measured between 50% values of the input and the corresponding output signal amplitude transition.

Guaranteed by design only. Validated during qualification. Not measured in production testing.

Not rated for continuous current operation – for higher reliability use an external freewheeling diode for inductive loads resulting in more than specified maximum free-wheeling, diode peak current across various temperature conditions

www.ti.com SLRS062 - DECEMBER 2012

APPLICATION INFORMATION

TTL and other Logic Inputs

DRV777 input interface is specified for standard 1.8V, 3V and 5V CMOS logic interface. Refer to Figure 8 and Figure 9 to establish VOL and the corresponding typical load current levels for various input voltage ranges. Application Information section shows an implementation to drive 1.8V relays using DRV777.

Input RC Snubber

DRV777 features an input RC snubber that helps prevent spurious switching in noisy environment. Connect an external $1k\Omega$ to $5k\Omega$ resistor in series with the input to further enhance DRV777's noise tolerance.

High-impedance Input Drivers

DRV777 features a $300k\Omega$ input pull-down resistor. The presence of this resistor allows the input drivers to be tristated. When a high-impedance driver is connected to a channel input the DRV777 detects the channel input as a low level input and remains in the OFF position. The input RC snubber helps improve noise tolerance when input drivers are in the high-impedance state.

On-chip Power Dissipation

Use the below equation to calculate DRV777 on-chip power dissipation P_D:

$$P_{_D} = \sum_{_{i=1}}^{N} V_{_{OLi}} \times I_{_{Li}}$$

Where:

N is the number of channels active together.

V_{OLi} is the OUT_i pin voltage for the load current I_{Li}.

(1)

Thermal Reliability

It is recommended to limit DRV777 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation. Use the following equation to calculate the maximum allowable on-chip power dissipation for a target IC junction temperature:

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix} \theta_{JA}$$

Where

 $T_{J(MAX)}$ is the target maximum junction temperature.

 T_{A} is the operating ambient temperature.

 θ_{JA} is the package junction to ambient thermal resistance.

(2)

Improving Package Thermal Performance

The package θ_{JA} value under standard conditions on a High-K board is listed in the DISSIPATION RATINGS. θ_{JA} value depends on the PC board layout. An external heat sink and/or a cooling mechanism, like a cold air fan, can help reduce θ_{JA} and thus improve device thermal capabilities. Refer to TI's design support web page at www.ti.com/thermal for a general guidance on improving device thermal performance.

Copyright © 2012, Texas Instruments Incorporated



Application Examples

One Amp Unipolar DC Motor Driver

An implementation of DRV777 for driving a uniploar DC motor is shown in Figure 3. With all of the channels tied together and the input being driven at 5V, the driver can sink 1A of current. With a VOL of 0.4V this creates a driver with $400m\Omega$. The input snubber circuitry is great for PWM applications that need high noise immunity. These two features make DRV777 an ideal choice for power efficient high duty cycle motor driving applications.




Figure 3. DRV777 as a DC Motor Driver

www.ti.com SLRS062 – DECEMBER 2012

Unipolar Stepper Motor Driver

Figure 4 shows an implementation of DRV777 for driving a uniploar stepper motor. The unconnected input channels can be used for other functions. When an input pin is left open the internal $300k\Omega$ pull down resistor pulls the respective input pin to GND potential. For higher noise immunity use an external short across an unconnected input and GND pins.




Figure 4. DRV777 as a Stepper Motor Driver

SLRS062 – DECEMBER 2012 www.ti.com



Multi-Purpose Sink Driver

When configured as per Figure 5 DRV777 can be used as a multi-purpose driver. The output channels can be tied together to sink more current. DRV777 can easily drive motors, relays & LEDs with little power dissipation. The COM pin must be tied to the supply of whichever inductive load is to be protected by the free-wheeling diode.




Figure 5. DRV777 Multi-Purpose Sink Driver Application

www.ti.com SLRS062 – DECEMBER 2012

1.8V Relay Driver

To drive lower voltage relays, like 1.8V, connect two or more adjacent channels in parallel as shown in Figure 6. Connecting several channels in parallel lowers the channel output resistance and thus minimizes VOL for a fixed current. DRV777 can be used for driving 3V, 5V and 12V relays with similar implementation.





Figure 6. DRV777 Driving 1.8V Relays

TYPICAL CHARACTERISTICS

 $T_A = +25^{\circ}C$






Figure 7. Load Current 1-Channel; VOL=0.4V

Figure 8. Load Current 7-Channels in parallel; VOL=0.4V




Figure 9. Freewheeling Diode VF versus IF



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV777DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	DRV777	Samples
DRV777PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	DRV777	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV777DR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
DRV777PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV777DR	SOIC	D	16	2500	364.0	364.0	27.0
DRV777PWR	TSSOP	PW	16	2000	364.0	364.0	27.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated