

# 2-Lane DisplayPort™ Rev 1.2 Compliant Switch

#### **Features**

- → 2-lane, 1:2 mux/demux that will support RBR, HBR1, or HBR2
- → 1-channel 1:2 mux/demux for DP\_HPD signal
- → 1-differential channel 1:2 mux/demux for DP\_Aux signal with support up to 720Mbps
- → Insertion Loss for high speed channels @ 2.7 GHz: -1.7dB
- → -3dB Bandwidth for high speed channels: 4.7GHz
- → Return loss for high speed channels @ 2.7GHz: -16dB
- → Low Bit-to-Bit Skew, 7ps max (between '+' and '-' bits)
- → Low Crosstalk for high speed channels: -25dB@5.4 Gbps
- → Low Off Isolation for high speed channels: -25dB@5.4 Gbps
- → V<sub>DD</sub> Operating Range: 3.3V +/-10%
- → ESD Tolerance: 2kV HBM
- → Low channel-to-channel skew, 35ps max
- → Packaging (Pb-free & Green):
  - 32 TQFN (ZL)

## **Description**


Pericom Semiconductor's PI3VDP3212 mux/demux is targeted for next generation digital video signals. This device can be used to connect a DisplayPort™ Source to two Independent DisplayPort Sinks or to connect two DisplayPort sources to a single DP display.

The newly released DisplayPort spec requires a data rate of 5.4 Gbps. Pericom's solution has been specifically designed around this standard and will support such signals.

#### **Application**


Routing of DisplayPort signals with low signal attenuation between source and sink.

#### **Block Diagram**





Pin Assignment (TQFN-32)



## **Truth Table**

ŌĒ	SEL	AUX_ SEL	Function
Low	Low	Low	Port A active for all channels
Low	Low	High	Port A for HS, port B for HPD/AUX
Low	High	Low	Port B for HS, port A for HPD/AUX
Low	High	High	Port B active for all channels
High	x	x	All I/O's are hi-z and IC is power down



Pin Description

1		cription			
2         D0-         I/O         negative differential signal 0 for COM port           3         VDD         Power         3.3V +/-10% power supply           4         D1+         I/O         positive differential signal 1 for COM port           5         D1-         I/O         negative differential signal for COM port           6         AUX-         I/O         positive differential signal for AUX COM port           7         AUX-         I/O         HPD for COM port           8         HPD         I/O         HPD for COM port           9         VDD         Power         3.3V +/-10% power supply           10         SEL         I         If HIGH, then path B is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW, then path A is selected for high speed channels only If I/OW power supply           10         TE         I         Output enable. if OE is low, IC is enabled. If OE is high, then IC is power and and I/OW and II/OW power supply	pin#	pin Name	Signal Type	Description	
3         VDD         Power         3.3V +/-10% power supply           4         D1+         I/O         positive differential signal 1 for COM port           5         D1-         I/O         negative differential signal for AUX COM port           6         AUX-         I/O         positive differential signal for AUX COM port           7         AUX-         I/O         negative differential signal for AUX COM port           8         HPD         I/O         HPD for COM port           9         VDD         Power         3.3V +/-10% power supply           10         SEL         I         If HIGH, then path B is selected for high speed channels only           11         OE         I         Output enable. if OE is low, IC is enabled. If OE is high, then IC is power down and all I/Os are hi-z           12         VDD         Power         3.3V +/-10% power supply           13         HPD_B         I/O         HPD for port B           14         AUX-B         I/O         negative differential signal for AUX, port B           15         AUX+B         I/O         positive differential signal for AUX, port B           16         VDD         Power         3.3V +/-10% power supply           17         HPD_A         I/O         positive diffe	1	D0+	I/O	positive differential signal 0 for COM port	
D1+	2	D0-	I/O	negative differential signal 0 for COM port	
5         D1-         I/O         negative differential signal 1 for COM port           6         AUX+         I/O         positive differential signal for AUX COM port           7         AUX-         I/O         negative differential signal for AUX COM port           8         HPD         I/O         HPD for COM port           9         VDD         Power         3.3V +/-10% power supply           10         SEL         I         If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, if LOW, then path A is selected for high speed channels only If LOW, if LOW	3	VDD	Power	3.3V +/-10% power supply	
6 AUX+ I/O positive differential signal for AUX COM port 7 AUX- I/O negative differential signal for AUX COM port 8 HPD I/O HPD for COM port 9 VDD Power 3.3V +/-10% power supply 10 SEL I I If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW are hi-z 12 VDD Power 3.3V +/-10% power supply 13 HPD_B I/O HPD for port B 14 AUX-B I/O negative differential signal for AUX, port B 15 AUX+B I/O positive differential signal for AUX, port B 16 VDD Power 3.3V +/-10% power supply 17 HPD_A I/O HPD for port A 18 AUX-A I/O negative differential signal for AUX, port A 19 AUX+A I/O negative differential signal for AUX, port A 19 AUX+A I/O positive differential signal for AUX, port A 20 VDD Power 3.3V +/-10% power supply 21 GND Ground Ground 22 D1-B I/O negative differential signal 1 for port B 23 D1+B I/O positive differential signal 1 for port B 24 D0-B I/O negative differential signal 1 for port B 25 D0+B I/O positive differential signal 1 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 1 for port A 31 D0+A I/O positive differential signal 1 for port A 31 D0+A I/O positive differential signal 0 for port A 32 witches only the AUX and HPD channels from port A vs. port B 33 AUX_SEL I I If High, path B is selected	4	D1+	I/O	positive differential signal 1 for COM port	
7       AUX-       I/O       negative differential signal for AUX COM port         8       HPD       I/O       HPD for COM port         9       VDD       Power       3.3V +/-10% power supply         10       SEL       I       If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, and then path A is selected for high speed channels only If LOW, and If DOW, and If LOW, and If DOW, and If LOW, and If LOW, and If DOW, and If LOW, and If DOW, and If LOW, and If LOW, and If	5	D1-	I/O	negative differential signal 1 for COM port	
8       HPD       I/O       HPD for COM port         9       VDD       Power       3.3V +/-10% power supply         10       SEL       I       If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path A is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, then path B is selected for high speed channels only If LOW, and then path B is selected for high speed channels only If LOW, then It If LOW, then path B is selected for high speed channels only If LOW, and then path A is selected for high speed channels only If LOW, and then path A is selected for high speed channels only If LOW, and then path A is selected for high speed channels onl	6	AUX+	I/O	positive differential signal for AUX COM port	
9 VDD Power 3.3V +/-10% power supply  SEL I I SEL I I Switch logic control.  11 DE I Output enable, if OE is low, IC is enabled. If OE is high, then IC is power down and all I/Os are hi-z  12 VDD Power 3.3V +/-10% power supply  13 HPD_B I/O HPD for port B  14 AUX-B I/O negative differential signal for AUX, port B  15 AUX+B I/O positive differential signal for AUX, port B  16 VDD Power 3.3V +/-10% power supply  17 HPD_A I/O HPD for port A  18 AUX-A I/O negative differential signal for AUX, port A  19 AUX+A I/O positive differential signal for AUX, port A  20 VDD Power 3.3V +/-10% power supply  21 GND Ground Ground  22 D1-B I/O negative differential signal 1 for port B  23 D1+B I/O positive differential signal 1 for port B  24 D0-B I/O negative differential signal 0 for port B  25 D0+B I/O positive differential signal 1 for port B  26 D1-A I/O positive differential signal 1 for port A  27 D1+A I/O positive differential signal 1 for port A  28 GND Ground Ground  29 VDD Power 3.3V +/-10% power supply  30 D0-A I/O negative differential signal 1 for port A  31 D0+A I/O positive differential signal 0 for port A  32 witches only the AUX and HPD channels from port A vs. port B  38 AUX_SEL I I If High, path B is selected	7	AUX-	I/O	negative differential signal for AUX COM port	
switch logic control.    SEL	8	HPD	I/O	HPD for COM port	
10       SEL       I       If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only         11              □E	9	VDD	Power	3.3V +/-10% power supply	
If LOW, then path A is selected for high speed channels only  OE I Output enable. if OE is low, IC is enabled. If OE is high, then IC is power down and all I/Os are hi-z  VDD Power 3.3V +/-10% power supply  HPD_B I/O HPD for port B  AUX-B I/O negative differential signal for AUX, port B  AUX+B I/O positive differential signal for AUX, port B  NUD Power 3.3V +/-10% power supply  HPD_A I/O HPD for port A  AUX-A I/O negative differential signal for AUX, port A  AUX-A I/O negative differential signal for AUX, port A  AUX-A I/O positive differential signal for AUX, port A  AUX-A I/O positive differential signal for AUX, port A  AUX-A I/O positive differential signal for AUX, port A  DOB AUX+A I/O positive differential signal for AUX, port A  DOB Ground Ground  Ground  DI-B I/O negative differential signal 1 for port B  AUX-A I/O positive differential signal 1 for port B  AUX-A I/O positive differential signal 1 for port B  DOB I/O negative differential signal 1 for port B  AUX-B I/O positive differential signal 0 for port B  DOB I/O negative differential signal 1 for port A  DOB I/O positive differential signal 1 for port A  TO DI-A I/O negative differential signal 1 for port A  AUX-B I/O positive differential signal 1 for port A  AUX-B I/O positive differential signal 1 for port A  AUX-B I/O positive differential signal 1 for port A  AUX-B I/O positive differential signal 1 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A  AUX-B I/O positive differential signal 0 for port A				switch logic control.	
I	10	SEL	I	If HIGH, then path B is selected for high speed channels only	
down and all I/Os are hi-z  log VDD Power 3.3V +/-10% power supply  IMPD_B I/O HPD for port B  IMPD_B I/O negative differential signal for AUX, port B  IMPD_A I/O positive differential signal for AUX, port B  IMPD_A I/O HPD for port A  IMPD_A I/O negative differential signal for AUX, port A  IMPD_A I/O negative differential signal for AUX, port A  IMPD_A I/O positive differential signal for AUX, port A  IMPD_A I/O positive differential signal for AUX, port A  IMPD_A I/O positive differential signal for AUX, port A  IMPD_A I/O positive differential signal I for port B  IMPD_A I/O negative differential signal I for port B  IMPD_A I/O positive differential signal I for port B  IMPD_A I/O negative differential signal I for port B  IMPD_A I/O negative differential signal I for port B  IMPD_A I/O negative differential signal I for port B  IMPD_A I/O negative differential signal I for port B  IMPD_A I/O negative differential signal I for port A  IMPD_A I/O ne				If LOW, then path A is selected for high speed channels only	
HPD_B I/O HPD for port B  AUX-B I/O negative differential signal for AUX, port B  I/O positive differential signal for AUX, port B  I/O positive differential signal for AUX, port B  I/O Power 3.3V +/-10% power supply  HPD_A I/O HPD for port A  AUX-A I/O negative differential signal for AUX, port A  AUX+A I/O positive differential signal for AUX, port A  VDD Power 3.3V +/-10% power supply  GND Ground Ground  GND Ground Ground  D1-B I/O negative differential signal 1 for port B  I/O positive differential signal 1 for port B  I/O negative differential signal 0 for port B  I/O positive differential signal 1 for port B  I/O positive differential signal 1 for port B  AUX-A I/O positive differential signal 1 for port B  I/O positive differential signal 1 for port B  GND Ground Ground  JUA I/O positive differential signal 1 for port A  JUA D0-A I/O negative differential signal 1 for port A  JUA D0-A I/O negative differential signal 1 for port A  JUA D0-A I/O negative differential signal 0 for port A  JUA D0-A I/O negative differential signal 0 for port A  JUA D0-A I/O negative differential signal 0 for port A  JUA NOB POWER JAVE JAVE JAVE JAVE JAVE JAVE JAVE JAVE	11	ŌĒ	I		
14AUX-BI/Onegative differential signal for AUX, port B15AUX+BI/Opositive differential signal for AUX, port B16VDDPower3.3V +/-10% power supply17HPD_AI/OHPD for port A18AUX-AI/Onegative differential signal for AUX, port A19AUX+AI/Opositive differential signal for AUX, port A20VDDPower3.3V +/-10% power supply21GNDGroundGround22D1-BI/Onegative differential signal 1 for port B23D1+BI/Opositive differential signal 0 for port B24D0-BI/Onegative differential signal 0 for port B25D0+BI/Opositive differential signal 1 for port A26D1-AI/Onegative differential signal 1 for port A27D1+AI/Opositive differential signal 1 for port A28GNDGroundGround30D0-AI/Onegative differential signal 0 for port A31D0+AI/Opositive differential signal 0 for port A32AUX_SELIIf High, path B is selected	12	VDD	Power	3.3V +/-10% power supply	
15 AUX+B I/O positive differential signal for AUX, port B 16 VDD Power 3.3V +/-10% power supply 17 HPD_A I/O HPD for port A 18 AUX-A I/O negative differential signal for AUX, port A 19 AUX+A I/O positive differential signal for AUX, port A 20 VDD Power 3.3V +/-10% power supply 21 GND Ground Ground 22 D1-B I/O negative differential signal 1 for port B 23 D1+B I/O positive differential signal 1 for port B 24 D0-B I/O negative differential signal 0 for port B 25 D0+B I/O positive differential signal 0 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O positive differential signal 1 for port A 28 GND Ground Ground 29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A 32 switches only the AUX and HPD channels from port A vs. port B	13	HPD_B	I/O	HPD for port B	
16 VDD Power 3.3V +/-10% power supply 17 HPD_A I/O HPD for port A 18 AUX-A I/O negative differential signal for AUX, port A 19 AUX+A I/O positive differential signal for AUX, port A 20 VDD Power 3.3V +/-10% power supply 21 GND Ground Ground 22 D1-B I/O negative differential signal 1 for port B 23 D1+B I/O positive differential signal 1 for port B 24 D0-B I/O negative differential signal 0 for port B 25 D0+B I/O positive differential signal 0 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O positive differential signal 1 for port A 28 GND Ground Ground 29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A 32 switches only the AUX and HPD channels from port A vs. port B	14	AUX-B	I/O	negative differential signal for AUX, port B	
17 HPD_A I/O HPD for port A  18 AUX-A I/O negative differential signal for AUX, port A  19 AUX+A I/O positive differential signal for AUX, port A  20 VDD Power 3.3V +/-10% power supply  21 GND Ground Ground  22 D1-B I/O negative differential signal 1 for port B  23 D1+B I/O positive differential signal 1 for port B  24 D0-B I/O negative differential signal 0 for port B  25 D0+B I/O positive differential signal 0 for port B  26 D1-A I/O negative differential signal 1 for port A  27 D1+A I/O positive differential signal 1 for port A  28 GND Ground Ground  29 VDD Power 3.3V +/-10% power supply  30 D0-A I/O negative differential signal 0 for port A  31 D0+A I/O positive differential signal 0 for port A  32 switches only the AUX and HPD channels from port A vs. port B	15	AUX+B	I/O	positive differential signal for AUX, port B	
18 AUX-A I/O negative differential signal for AUX, port A 19 AUX+A I/O positive differential signal for AUX, port A 20 VDD Power 3.3V +/-10% power supply 21 GND Ground Ground 22 D1-B I/O negative differential signal 1 for port B 23 D1+B I/O positive differential signal 1 for port B 24 D0-B I/O negative differential signal 0 for port B 25 D0+B I/O positive differential signal 0 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O positive differential signal 1 for port A 28 GND Ground Ground 29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A 32 AUX_SEL I I If High, path B is selected	16	VDD	Power	3.3V +/-10% power supply	
19 AUX+A I/O positive differential signal for AUX, port A 20 VDD Power 3.3V +/-10% power supply 21 GND Ground Ground 22 D1-B I/O negative differential signal 1 for port B 23 D1+B I/O positive differential signal 1 for port B 24 D0-B I/O negative differential signal 0 for port B 25 D0+B I/O positive differential signal 0 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O positive differential signal 1 for port A 28 GND Ground Ground 29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A 32 AUX_SEL I I If High, path B is selected	17	HPD_A	I/O	HPD for port A	
20VDDPower3.3V +/-10% power supply21GNDGroundGround22D1-BI/Onegative differential signal 1 for port B23D1+BI/Opositive differential signal 0 for port B24D0-BI/Onegative differential signal 0 for port B25D0+BI/Opositive differential signal 1 for port A26D1-AI/Onegative differential signal 1 for port A27D1+AI/Opositive differential signal 1 for port A28GNDGroundGround29VDDPower3.3V +/-10% power supply30D0-AI/Onegative differential signal 0 for port A31D0+AI/Opositive differential signal 0 for port A32AUX_SELIIf High, path B is selected	18	AUX-A	I/O	negative differential signal for AUX, port A	
GND Ground Ground  D1-B I/O negative differential signal 1 for port B  D1+B I/O positive differential signal 1 for port B  D0-B I/O negative differential signal 0 for port B  D0-B I/O positive differential signal 0 for port B  D1-A I/O positive differential signal 1 for port A  D1-A I/O negative differential signal 1 for port A  GND Ground Ground  Ground  VDD Power 3.3V +/-10% power supply  D0-A I/O negative differential signal 0 for port A  I/O negative differential signal 0 for port A  AUX_SEL I If High, path B is selected	19	AUX+A	I/O	positive differential signal for AUX, port A	
D1-B I/O negative differential signal 1 for port B  D1+B I/O positive differential signal 1 for port B  I/O negative differential signal 0 for port B  I/O negative differential signal 0 for port B  D0-B I/O positive differential signal 0 for port B  I/O negative differential signal 1 for port A  D1-A I/O negative differential signal 1 for port A  D1+A I/O positive differential signal 1 for port A  ROND Ground Ground  VDD Power 3.3V +/-10% power supply  D0-A I/O negative differential signal 0 for port A  I/O positive differential signal 0 for port A  AUX_SEL I I If High, path B is selected	20	VDD	Power	3.3V +/-10% power supply	
D1+B I/O positive differential signal 1 for port B  1 D0-B I/O negative differential signal 0 for port B  1 D0+B I/O positive differential signal 0 for port B  1 D0+B I/O positive differential signal 0 for port B  1 D1-A I/O negative differential signal 1 for port A  2 D1+A I/O positive differential signal 1 for port A  3 GND Ground Ground  4 VDD Power 3.3V +/-10% power supply  3 D0-A I/O negative differential signal 0 for port A  3 D0+A I/O positive differential signal 0 for port A  3 D0+A I/O positive differential signal 0 for port A  3 Witches only the AUX and HPD channels from port A vs. port B  3 AUX_SEL I If High, path B is selected	21	GND	Ground	Ground	
D0-B I/O negative differential signal 0 for port B  D0-B I/O positive differential signal 0 for port B  D1-A I/O negative differential signal 1 for port A  D1+A I/O positive differential signal 1 for port A  ROND Ground Ground  VDD Power 3.3V +/-10% power supply  D0-A I/O negative differential signal 0 for port A  I/O positive differential signal 0 for port A  AUX_SEL I I High, path B is selected	22	D1-B	I/O	negative differential signal 1 for port B	
25 D0+B I/O positive differential signal 0 for port B 26 D1-A I/O negative differential signal 1 for port A 27 D1+A I/O positive differential signal 1 for port A 28 GND Ground Ground 29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A 32 AUX_SEL I If High, path B is selected	23	D1+B	I/O	positive differential signal 1 for port B	
26 D1-A I/O negative differential signal 1 for port A  27 D1+A I/O positive differential signal 1 for port A  28 GND Ground Ground  29 VDD Power 3.3V +/-10% power supply  30 D0-A I/O negative differential signal 0 for port A  31 D0+A I/O positive differential signal 0 for port A  32 AUX_SEL I If High, path B is selected	24	D0-B	I/O	negative differential signal 0 for port B	
D1+A I/O positive differential signal 1 for port A  ROD Ground Ground  Power 3.3V +/-10% power supply  D0-A I/O negative differential signal 0 for port A  D0+A I/O positive differential signal 0 for port A  switches only the AUX and HPD channels from port A vs. port B  AUX_SEL I If High, path B is selected	25	D0+B	I/O	positive differential signal 0 for port B	
28 GND Ground Ground  29 VDD Power 3.3V +/-10% power supply  30 D0-A I/O negative differential signal 0 for port A  31 D0+A I/O positive differential signal 0 for port A  32 AUX_SEL I If High, path B is selected	26	D1-A	I/O	negative differential signal 1 for port A	
29 VDD Power 3.3V +/-10% power supply 30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A  switches only the AUX and HPD channels from port A vs. port B  4 AUX_SEL I If High, path B is selected	27	D1+A	I/O	positive differential signal 1 for port A	
30 D0-A I/O negative differential signal 0 for port A 31 D0+A I/O positive differential signal 0 for port A  switches only the AUX and HPD channels from port A vs. port B  AUX_SEL I If High, path B is selected	28	GND	Ground	Ground	
31 D0+A I/O positive differential signal 0 for port A switches only the AUX and HPD channels from port A vs. port B  32 AUX_SEL I If High, path B is selected	29	VDD	Power	3.3V +/-10% power supply	
switches only the AUX and HPD channels from port A vs. port B  32 AUX_SEL I If High, path B is selected	30	D0-A	I/O	negative differential signal 0 for port A	
32 AUX_SEL I If High, path B is selected	31	D0+A	I/O	positive differential signal 0 for port A	
				switches only the AUX and HPD channels from port A vs. port B	
If I OW nath A is selected	32	AUX_SEL	I	If High, path B is selected	
II IO VI, putil II io ociected				If LOW, path A is selected	



#### **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

**Note:** Stresses greater than those listed under MAXI-MUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC Electrical Characteristics for Switching over Operating Range (TA = $-40^{\circ}$ C to $+85^{\circ}$ C, VDD = $3.3V \pm 10\%$ )

Parameter	Description	Test Conditions <sup>(1)</sup>	Min	Typ <sup>(1)</sup>	Max	Units	
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed HIGH level	1.5				
VIL	Input LOW Voltage Guaranteed LOW level		0.75	V			
V <sub>IK</sub>	Clamp Diode Voltage, Dx	$V_{\mathrm{DD}} = \mathrm{Max.},  \mathrm{I_{\mathrm{IN}}} = -18 \mathrm{mA}$		-1.6	-1.8		
IIH	Input HIGH Current	$V_{DD} = Max., V_{IN} = V_{DD}$			±5		
$I_{IL}$	Input LOW Current	$V_{DD} = Max., V_{IN} = GND$			±5	μA	
I <sub>OFF_SB</sub>	I/O leakage when part is off for side band signals only (DDC, AUX, HPD)	$V_{DD} = 0V$ , $V_{INPUT} = 0V$ to 3.6V			20		
R <sub>ON_HS</sub>	On resistance between input to output for high speed signals	$V_{DD}$ = 3.3V, Vinput = 0V to 2V, $I_{INPUT}$ = 20mA		10		Ohm	
R <sub>ON_AUX</sub>	On resistance between input to output for side-band signals (AUX)	$V_{DD}$ = 3.3V, Vinput = 0 to 3.3V, $I_{INPUT}$ = 20mA		7		Ohm	
Aux_ss	Signal Swing Tolerance in Aux path	$V_{DD} = 3.0V$	-0.5		3.6	V	
HPD_I	Input voltage tolerance on HPD path				5.5	V	
HPD_O	Output voltage on HPD path	HPD input from 0V to 5.25V			3.6	V	

# Power Supply Characteristics (TA = -40°C to +85°C)

Parameter	Description	Test Conditions <sup>(1)</sup>	Min	Typ <sup>(1)</sup>	Max	Units
$I_{CC}$	Quiescent Power Supply Current	$V_{\mathrm{DD}}$ = 3.3V., $V_{\mathrm{IN}}$ = GND or $V_{\mathrm{DD}}$		320	500	uA



# Dynamic Electrical Characteristics over Operating Range (TA = -40° to +85°C, VDD = $3.3V \pm 10\%$ )

Parameter	Description	<b>Test Conditions</b>		Тур.	Max	Units
v	Crosstalk on High Speed Channels	See Fig. 1 for Measurement	f= 2.7 GHz	-25dB		
$X_{TALK}$		Setup	f = 1.35 GHz	-32dB		
			f= 2.7 GHz	-22dB		dB
O <sub>IRR</sub>	OFF Isolation on High Speed Channels	See Fig. 2 for Measurement Setup,	f = 1.35 GHz	-30dB		
I <sub>LOSS</sub>	Differential Insertion Loss on High Speed Channels	@5.4Gbps (see figure 3)		-1.7		dB
R <sub>loss</sub>	Differential Return Loss on high speed channels	@ 2.7GHz		-16		dB
BW_Dx±	Bandwidth -3dB for Main high speed path (Dx±)	See figure 3		4.7		GHz
BW_AUX/ HPD	-3dB BW for AUX and HPD signals	3W for AUX and HPD signals See figure 3		1.5		GHz
Tsw a-b	time it takes to switch from port A to port B				1	us
Tsw b-a	time it takes to switch from port B to port A				1	us
Tstartup	Vdd valid to channel enable			10	us	
Twakeup	Enabling output by changing $\overline{OE}$ from low to High				10	us

<sup>1.</sup> For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

# Switching Characteristics ( $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$ , $V_{DD} = 3.3V \pm 10\%$ )

Parameter	Description		Тур.	Max.	Units
T <sub>pd</sub>	Propagation delay (input pin to output pin)		80		ps
t <sub>b-b</sub>	Bit-to-bit skew within the same differential pair		5		ps
t <sub>ch-ch</sub>	Channel-to-channel skew			50	ps

<sup>2.</sup> Typical values are at  $V_{\rm DD}$  = 3.3V,  $T_{\rm A}$  = 25°C ambient and maximum loading.






Fig 1. Crosstalk Setup




Fig 2. Off-isolation setup




Fig 3. Differential Insertion Loss set up






Fig 4. Xtalk for high speed channels (D0 and D1)






Fig 5. Off Isolation for high speed channels (D0 an D1). Red is for path B and Blue is for path A







Fig 6. Insertion Loss for high speed channels, D0 and D1. Red is for path B and Blue is for path A




## Test Circuit for Electrical Characteristics(1-5)



#### Notes:

- 1. C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.
- 2.  $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator
- 3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- 4. Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 5. All input impulses are supplied by generators having the following characteristics:  $PRR \le MHz$ ,  $Z_O = 50\Omega$ ,  $t_R \le 2.5ns$ ,  $t_F \le 2.5ns$ ,
- 6. The outputs are measured one at a time with one transition per measurement.


**Switching Waveforms** 



#### **Switch Positions**


Test	Switch
t <sub>PLZ</sub> , t <sub>PZL</sub> (output on B-side)	2 * Vdd
t <sub>PHZ</sub> , t <sub>PZH</sub> (output on B-side)	GND
Prop Delay	Open

# **Test Circuit for Dynamic Electrical Characteristics**






## Packaging Mechanical: 32-Contact TQFN (ZL)



09-0125

13-0166 11 11/11/13





#### Note:

 $For \ latest\ package\ info,\ please\ check:\ http://www.pericom.com/products/packaging/mechanicals.php$ 

### **Ordering Information**

Ordering Code	Package Code	Package Description
PI3VDP3212ZLE	ZL	Pb-free & Green, 32-contact TQFN
PI3VDP3212ZLSE	ZLS	Pb-free & Green, 32-contact TQFN

#### Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging