BALLAS MIXIN

DS3184DK Quad ATM/Packet PHYs for DS3/E3/STS-1 with Built-In LIU Demo Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS3184DK is an easy-to-use demo kit for the DS3184. A surface-mounted DS3184 and careful layout of the analog signal traces provide maximum signal integrity to demonstrate the transmit and receive capabilities of the DS3184. On-board Dallas microcontroller 8051-compatible and included software give point-and-click access to configuration and status registers from a personal computer. General-purpose LEDs on the board can easily be configured to indicate various alarm conditions for all four ports. The board provides eight BNC connectors for the line-side transmit and receive differential pairs, two 140-pin connectors for system interface signals, and two FPGAs to support overhead functions. All LEDs and connectors are clearly labeled with silkscreening to identify associated signals.

DEMO KIT CONTENTS

DS3184DK Board CD-ROM ChipView Software DS3184 Definition Files DS3184DK Data Sheet DS3184 Data Sheet


ORDERING INFORMATION

PART	DESCRIPTION
DS3184DK	Demo Kit for the DS3184

FEATURES

- Soldered DS3184 for Best Signal Integrity
- BNC Connectors, Transformers, and Termination Passives for All Four LIUs
- Careful Layout for Analog Signal Paths
- Equipment-Side Connector for External Data Source/Sink or System Side Loopback
- On-Board DS3, E3, and STS-1 Crystal Oscillators
- DS3184 Configured for CPU Bus Operation for Complete Control Over the Device
- On-Board Dallas Microcontroller and Included Software Provide Point-and-Click Access to the DS3184 Register Set
- General-Purpose LEDs can be Configured for Various Alarm Conditions
- Banana Jack Connectors for V_{DD} and GND Support Use of Lab Power Supplies
- Separate DS3184 V_{DD} to Allow I_{DD} Measurements
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DS3184 DEMO KIT BOARD



COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	MANUFACTURER	PART
C1, C2, C12, C13, C14, C18, C19, C44, C54, C57, C65, C69, C70, C74, C75	15	15 10μF ±20%, 10V ceramic capacitors (1206) Panasonic		ECJ-3YB1A106M
C3-C7, C9, C10, C11, C20, C21, C24-C38, C46, C47, C58-C64, C66, C67, C68, C76-C87, C95, C98, C100, C102, C109-C137	C11, C20, C21, C24–C38, C46, C47, C58–C64, C66, C67, C68, C76–C87, C95, C98, C100, C102, C11, C20, C21, 82 0.1μF ±20%, 16V X7R cerar		AVX	0603YC104MAT
C8, C15, C39, C40	4	4.7 μ F ±10%, 25V X5R ceramic capacitors	Panasonic	ECJ-3YB1E475K
C16, C17, C41, C42	4	6.8μF 10%, 6.3V X5R ceramic capacitors (1206)	Panasonic	ECJ-3YB0J685K
C22, C23	2	22pF ±5%, 25V NPO ceramic capacitors	AVX	06033A220JAT
C43, C103	2	68μF ±20%, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
D1	1	Diode, 1A, 50V, general-purpose silicon	General Semiconductor	1N4001
DS1, DS10	2	Green SMD LEDs	Panasonic	LN1351C
DS2–DS9	8	Red SMD LEDs	Panasonic	LN1251C
DS21	1	Red SMD LED	Panasonic	LN1251C
J1, J4	2	Sockets, banana plug, horizontal, red	Mouser (distributor)	164-6219
J2, J3	2	Plugs, SMD, 140-pin, 0.8mm, 2-row vertical	AMP	179031-6
J5	1	Socket, banana plug, horizontal, black	Mouser (distributor)	164-6218
J6, J8, J10, J12	4	BNC connectors 75 Ω , vertical, 5-pin	Cambridge	CP-BNCPC-004
J7, J9, J11, J13	4	Connector, BNC, 75 ohm, right angle, 5-pin	Trompeter	UCBJR220
J14	1	Amphenol, right-angle BNC	Amphenol	31-5431
J15–J18	4	Terminal strip, 16-pin, dual-row, vertical	Samtec	TSW-108-07-T-D
J21	1	Connector, DB9, right-angle, long case	AMP	747459-1
J25	1	Terminal strip, 10-pin, dual-row, vertical	_	
JMP1, JMP2, JMP15			Samtec	TSW-102-07-T-S
JMP3–JMP6, JMP11–JMP14, JMP16, JMP17, JMP18, JMP23– JMP26	15	3-pin header, 0.100 centers, vertical	Samtec	TSW-103-07-T-S
JMP7–JMP10, JMP19–JMP22	8	Do not place, open 2 pin TH jumper	<u> </u>	_
R1, R2, R3, R16– R19, R36–R39,		$0\Omega \pm 1\%$, 1/16W resistors (0603)	AVX	CJ10-000F
R4, R146, R147, R148, R158, R159, R160	R4, R146, R147, 148, R158, R159, 7 Resistors (0603) Do not populate			
R5, R8–15, R92, R93, R95, R161, R270–R285, R313– R320	37	10k Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V

DESIGNATION	DN QTY DESCRIPTION MANUFACTURER		PART	
R6, R7, R28–R35, R77–R91, R94, R96–R145, R149– R157, R162–R228, R233–R240, R255– R266, R305–R312, R321–R329	189	33Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ330V
R20–R27, R69–R76	16	$332\Omega \pm 1\%$, 1/16W resistors (0603)	Panasonic	ERJ-3EKF3320V
R52, R246–R254	10	$330\Omega\pm5\%$, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ331V
R232	1	51.1 Ω ±1%, 1/16W resistor (0603)	Panasonic	ERJ-3EKF51R1V
R241	1	3.3k Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ332V
R242, R243, R245, R267, R268, R269	6	4.7kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ472V
R286–R304, R330	20	100 Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ101V
SW5	1	Switch, momentary, 4-pin, single pole	Panasonic	EVQPAE04M
T1, T2	2	Octal T3/E3 transformers, 1 to 2, SMD 32-pin	Pulse Engineering	T3049
TP3–TP10, TP17, TP21–TP32, TP70	22	Test points, 1 plated hole, do not stuff	_	_
U1	1	Quad ATM/Packet PHYs for DS3\E3\STS1 with built-in LIU (400-pin CSBGA)	Dallas Semiconductor	DS3184
U2	1	Quad DS3/E3/STS1 LIU (144-pin CSBGA)	Dallas Semiconductor	DS3154
U3	1	Dual RS-232 transmitter/receiver (16-pin SO, 300 mils)	Dallas Semiconductor	DS232AS
U4, U5, U6, U10, U11, U12	6	IC, 3.3V octal buffer/driver (20-pin narrow SOP)	Texas Instruments	SN74ALVC244NSR
U8	1	IC, 3-line to 8-line decoder/demultiplexer (16-pin SOIC)	Texas Instruments	SN74HC138NSR
U9	1	Microprocessor voltage monitor, 3.08V reset (4-pin SOT143)	Maxim	MAX811TEUS-T
U13	1	IC, TinyLogic ultra-high-speed 2-input exclusive- OR gate (5-pin SOT23)	Fairchild	NC7SZ86M5
U14	1	Microprocessor voltage monitor, 4.38V reset (4-pin SOT143)	Maxim	MAX812MEUS-T
U17	1	Microprocessor reset circuit, 3.08V reset (3-pin SC70)	Maxim	MAX803TEXR-T
U18–U25, U41–U46	14	IC, TinyLogic ultra-high-speed 2-input OR gate (5-pin SOT23)	Fairchild	NC7SZ32M5
U26, U27, U29	3	3.3V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-33
U28	1	IC, Xilinx platform flash in-system-programmable config PROM (20-pin TSSOP)	Xilinx	XCF04SVO20C
U30	1	1.8V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-18
U31	1	IC, hex inverter, SOIC	Toshiba	TC74HC04AFN

DESIGNATION	ON QTY DESCRIPTION MANUFACTURER		PART	
U32, U33, U34	3	IC, 5.0V octal buffer/driver (20-pin narrow SOIC)	Texas Instruments	SN74HC244NSR
U40	1	High-speed microcontroller (44-pin TQFP)	Dallas Semiconductor	DS87C520-ECL
U50, U51	2	IC, Xilinx Spartan 100k gate, 1.8V FPGA (144-pin TQFP)		
Y1	1	11.0592MHz low-profile crystal		
Y2	1	3.3V, 34.368MHz oscillator		
Y4			NTH089AA3-44.736	
Y3			Saronix	NTH089AA3-51.840

BOARD FLOOR PLAN

Figure 1 shows the floor plan of the DS3184DK. The DS3184 is near the center of the board. The analog circuitry is on the right side of the board, which includes transformers and BNC connectors. There is an optional external LIU (DS3154) that can be used in certain configurations. Located one above and one below of the DS3184 are two FPGAs that, along with headers, provide access to the overhead signals. The microprocessor is on the left top of the board, clock distribution is in the left center, and system interface is at the left bottom. General-purpose LEDs, which are driven by configurable outputs, are located at the top of the board. In the upper-left corner are banana jacks for ground, 5V (regulated to provide board V_{DD}), and a separate DS3184 V_{DD} (useful for DS3184 I_{DD} measurements). There are connectors provided for the serial interface to the microprocessor and the JTAG chain. The board also contains DS3, E3, and STS1 oscillators and the necessary jumpers to configure both the DS3184 and the DS3154 clocking.




Figure 1. Board Floor Plan


CLOCK JUMPERS

Jumper JMP16 (middle left of board) selects the clock source (external BNC or on-board oscillator) for both CLKA and the system clocks on the DS3184. Jumpers JMP17, JMP18, and JMP23 select the source of the clocks to the external LIU (DS3154), which can be on-board oscillators or a CLAD output of the DS3184. Jumpers JMP24, JMP25, and JMP26 select the specific CLAD output to be connected to the LIU clock inputs on the DS3154.

LINE-SIDE CONNECTIONS

The DS3184DK implements the transmit (Tx) and receive (Rx) line interface networks recommended in the DS3184 data sheet and shown in <u>Figure 2</u>. The BNC connectors for LIU1 are labeled TX1 and RX1. The BNC connectors for LIU2 are labeled TX2 and RX2. The BNC connectors for LIU3 are labeled TX3 and RX3. The BNC connectors for LIU4 are labeled TX4 and RX4.

Figure 2. Line-Side Circuitry



SYSTEM CONNECTOR

Two 140-pin connectors at the lower left of the board provide access to the DS3184 system interface pins. The connector labeled J2 supports the receive signals and J3 supports the transmit. There are ground pins spread over both connectors to maintain a low-impedance connection to interface boards. All the interface pins that are driven by the DK are series terminated at the driver to maintain signal integrity. Receive pins are looped back to transmit pins automatically when no interface board is connected via high-speed buffers. When an interface board is attached to the DK, the buffers are tri-stated.

MICROCONTROLLER

The DS87C520 microcontroller has factory-installed firmware in on-chip nonvolatile memory. This firmware translates memory access requests from the RS-232 serial port into register accesses on the DS3184. When the microcontroller starts up it turns on DS1, a green LED, to indicate that the controller is working correctly.

POWER-SUPPLY CONNECTORS

Connect a 5.0V power supply with a current rating of at least 1 amp across the red J1 and black J5 (GND) banana jacks for normal operation. Banana jack J4 accommodates DS3184 IDD measurements. This is accomplished by disconnecting the DS3184 VDD connections from the board VDD by removing jumpers 19, 20, 21, and 22. Diode

D1 provides protection against power connection reversal. The LED DS21 provides indications that a 5V supply is connected properly. The 5V supply is regulated to supply proper voltages to various circuits on the board.

CONNECTING TO A COMPUTER

Connect a standard DB-9 serial cable between the serial port on the DS3184DK and an available serial port on the host computer. The host computer must be a Windows®-based PC. Be sure the cable is a standard straight-through cable rather than a null-modem cable. Null-modem cables prevent proper operation.

INSTALLING AND RUNNING THE SOFTWARE

ChipView is a general-purpose program that supports a number of Dallas Semiconductor demo kits. To install the ChipView software, run SETUP.EXE from the disk included in the DS3184DK box or from the zip file downloadable on our website at www.maxim-ic.com/DS3184DK.

After installation, run the ChipView program with the DS3184DK board powered up and connected to the PC. If the default installation options were used, one easy way to run ChipView is to click the **Start** button on the Windows toolbar and select Programs→ChipView→ChipView. In the opening screen, click the **Register View** button. (The **Demo** and **Terminal** buttons are not supported for the DS3184DK.) Select the correct serial port in the *Port Selection* dialog box, then click OK.

Next, the *Definition File Assignment* window appears. This window has subwindows to select definition files for up to four separate boards on other Dallas evaluation platforms. Because ChipView is communicating with the DS3184DK, only one subwindow is active. In the active subwindow, select the **DS3184.DEF** definition file from the list shown, or browse to find it in another directory. Press the **Continue** button.

After selecting the definition file, the main part of the ChipView window displays the DS3184's register map (described in the DS3184 data sheet). To select a register, click on it in the register map. When a register is selected, the full name of the register and its bit map are displayed at the bottom of the ChipView window. Bits that are logic 0 are displayed in white, while bits that are logic 1 are displayed in green.

The ChipView software supports the following actions:

- **Toggle a bit.** Select the register in the register map and then click the bit in the bit map.
- Write a register. Select the register, click the Write button, and enter the value to be written.
- Write all registers. Click the Write All button and enter the value to be written.
- **Read a register.** Select the register in the register map and click the **Read** button.
- Read all registers. Click the Read All button.

Windows is a registered trademark of Microsoft Corp.

BASIC DS3184DK CONFIGURATION

The following example DS3 configuration provides a quick start to using the DS3184DK. The DS3184 and the DS3184DK can be configured in many other ways. To set up other configurations, refer to Section 9 of the DS3184 data sheet and other sections of this data sheet.

The following configuration supports port 1 only. The same directions apply for additional ports using the DEF files that support the specific port.

- Connect 5V between J1 and J5 and verify that jumpers 19 through 22 are installed. Verify LEDs DS1 and DS21 are on. Connect 75Ω coaxial cables to connectors J6 (Rx) and J7 (Tx). Verify J3 and J4 jumpers are set to the 84 position.
- Connect the serial port of a computer to J21. Run the ChipView application and load the definition file named ds3184.def provided with the kit.

The following registers in the DS3184 need to be configured. For ChipView-specific help, review the ChipView manual.

Select "ds3184.def slot_0" from the "DEF File Selection" Menu

Click Read All

Put DS3184 in known condition with all registers set to their default value by initiating a Global Reset

SET	GCR1L.RST	
CLEAR	GCR1L.RST	
CLEAR	GCR1L.RSTDP	clear data path resets

Note: To configure all 4 ports simultaneously, set GCR1U.GWRM.

SET	GCR1U.SIW[1:0]	=	01	16 bit system interface
SET	GCR1U.SIM[1:0]	=	11	POS PHY L3

Note: UTOPIA L2 is the default setting: GCR1U.SIM[1:0] = 00

Configure internal CLAD

Note: The following CLAD configuration requires a DS3 clock applied to CLKA (CLKB and CLKC are driven low).

See CLAD table in DS318x data sheet for other configurations

CLEAR	GCR2L.CLAD3
SET	GCR2L.CLAD2
CLEAR	GCR2L.CLAD1
CLEAR	GCR2L.CLAD0

Select "ports.def slot_0" from the "DEF File Selection" Menu

Click Read All

PCR1L.RSTDP	normal operation
PCR1L.PD	
PCR1U.PAIS2	disable payload AIS
PCR1U.PAIS1	
PCR1U.PAIS0	
PCR1U.LAIS1	disable line AIS
PCR1U.LAIS0	
	PCR1L.PD PCR1U.PAIS2 PCR1U.PAIS1 PCR1U.PAIS0 PCR1U.LAIS1

Configure the Framer and LIU

For DS3 C-bit format (default mode)

CLEA	R	PCR2L.FM5	
CLEA	R	PCR2L.FM4	
CLEA	R	PCR2L.FM3	
CLEA	R	PCR2L.FM2	
CLEA	R	PCR2L.FM1	
CLEA	R	PCR2L.FM0	
SET	PCR2	U.LM0	LIU on, No JA
SET	PCR2	U.LM1	JA on in RX path

Select "FIFO_ALL.def slot_0" from the "DEF File Selection" Menu

Click Read All

CLEAR TCR.TFRST – do this for all 4 ports CLEAR RCR.RFRST – do this for all 4 ports

SET TPACL of Port 1 = 0x00 (default setting) SET RPACL of Port 1 = 0x00 (default setting)

SET TPACL of Port 2 = 0x01SET RPACL of Port 2 = 0x01

SET TPACL of Port 3 = 0x02SET RPACL of Port 3 = 0x02

SET TPACL of Port 4 = 0x03SET RPACL of Port 4 = 0x03

SET RLCRU of Port $1 = 0x08$	 – set receive FIFO almost empty level
SET TLCRU of Port $1 = 0x10$ (default)	 – set transmit FIFO almost empty level

PC BOARD LAYOUT RECOMMENDATIONS

Standard high-speed layout guidelines should be observed when designing a PC board to support the DS3184. The DS3184 should have a low-impedance power supply path that is accomplished with an appropriate decoupling scheme. Decoupling capacitors should be connected directly to the planes with minimal trace length. Surface-mount ceramic capacitors should be used with one 0.1μ F per power pin to provide adequate decoupling. Bulk capacitors of the higher capacitance tantalum type should be used near the power-supply connections to provide low-frequency decoupling. All high-speed connections to the DS3184 should be designed with controlled impedance and proper terminations to prevent reflections. The differential connections to the primary or system side of the transformer should be short traces from the DS3184 run together with respect to differential pairs. The connections on the secondary or network side of the transformers should be 75 Ω controlled impedance traces.

DS3184 INFORMATION

The DS3184 Quick View page on our website has the latest DS3184 data sheet, application notes, and downloads. Go to <u>www.maxim-ic.com/DS3184</u>.

DS3184DK INFORMATION

The DS3184DK Quick View page on our website has the latest DS3184DK data sheet, ChipView software updates, and downloads. Go to <u>www.maxim-ic.com/DS3184DK</u>.

TECHNICAL SUPPORT

For additional technical support, please email your questions to telecom.support@dalsemi.com.


SCHEMATICS


The following 13 pages provide the schematic diagram of the DS3184DK.


Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products • Printed USA


The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

10 of 23











	8	7	6	5	4	З	2	1
ם	$\begin{array}{c} \text{RDAT0} & \overset{\text{R77}}{2} & \overset{\text{R77}}{3} & \overset{\text{XRDAT}}{1} \\ \text{RDAT1} & \overset{\text{R79}}{1} & \overset{\text{XRDAT}}{3} & \overset{\text{XRDAT}}{2} \\ \text{RDAT2} & \overset{\text{R79}}{1} & \overset{\text{XRDAT}}{3} \\ \text{RDAT3} & \overset{\text{R79}}{1} & \overset{\text{XRDAT}}{3} \\ \text{RDAT3} & \overset{\text{R00}}{1} & \overset{\text{XRDAT}}{3} \\ \text{RDAT4} & \overset{\text{R00}}{1} & \overset{\text{XRDAT}}{3} \\ \text{RDAT5} & \overset{\text{R00}}{3} & \overset{\text{XRDAT}}{3} \\ \text{RDAT5} & \overset{\text{R00}}{3} & \overset{\text{XRDAT}}{3} \\ \text{RDAT5} & \overset{\text{R00}}{3} & \overset{\text{XRDAT}}{3} \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		KMODØ TDXH4 33 25 RMODØ TDXH3 3 25 RMODØ TDXH3 3 25 RMODØ TDXH3 3 25	PLACE AT END AT INPUT OF TDXA1 493_3 TDXA2 22 69 72 TDXA3 RSCLK TSCLK TDXA4 72 89 72 TDXA4 72 89 72 TSPA 80 82 75PA 80 82	D53184		19 U12 1 U12 10E* 14 74244 12 10E* 14 174244 U12 10E*
с	RDAT7 139, 2 2 XRDAT RDAT7 139, 2 2 XRDAT RDAT8 139, 2 2 XRDAT RDAT9 239, 1 2 XRDAT RDAT9 239, 1 XRDAT RDAT10 39, 2 XRDAT RDAT10 39, 2 XRDAT RDAT11 39, 2 XRDAT RDAT11 39, 2 XRDAT RDAT12 39, 2 XRDAT RDAT13 39, 2 XRDAT RDAT13 39, 2 XRDAT RDAT14 39, 2 XRDAT RDAT14 39, 2 XRDAT	7 8 9 10 11 12 13 XRDAT0 2 14 14	* R118 <u>18</u> 2TDATØ XRDAT <u>9</u> 33	74244 33	XRDAT18	A 19 19 19 19 19 19	U11 NC7SZ8E	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
в	RDAT 15, 33, 2 XRDAT RDAT 16, 33, 1 XRDAT RDAT 17, 33, 1 XRDAT RDAT 17, 33, 1 XRDAT RDAT 19, 33, 2 XRDAT RDAT 20, 33, 2 XRDAT RDAT20, 33, 2 XRDAT RDAT21, 33, 2 XRDAT RDAT22, 33, 2 XRDAT RDAT24, 33, 2 XRDAT RDAT24, 34, 34, 34, 34, 34, 34, 34, 34, 34, 3	15 ARDATI 4 1 16 74244 17 XRDAT2 5 1062 18 74244 19 74244 10 1062 10 106 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10	33 * R120 * R120 33 * R121 * R121 * R121 33 * R122 33 * R122 * R122 33 * R122 * R122 * R124 *	19 19 19 10 10 10 10 10 10 10 10 10 10	XRDAT 19 13 7 1 2 2 74244 33 19 005 RISI XRDAT 20 15 005 RISI XRDAT 21 17 3 1 20 2 8 19 10 11 1 20 20 8 RIS2 74244 33 10 20 8 RIS2 74244 33 10 10 5 8 RIS2 74244 33 10 10 5 8 RIS2 74244 33 10 10 5 8 RIS2 10 7 7 7 8 RIS2 10 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	TDAT20 XRDAT2915 TDAT20 XRDAT2915 742 1 742 1 742 742 742 742 742 742 742 742	44 33 5 1 ₂₀₀ 2 TDAT29 XRS 44 33 U11 05 4 R155 14 1 ₂₀ 2 TDAT30 XRE 14 1 ₂₀ 2 TDAT30 XRE 44 33 U11 05 8 R155 12 2 ₁₀ 1TDAT31 XRPR	$\begin{array}{c c} & 1 & 33 \\ \hline & 74244 \\ 0 \\ \hline & 9 \\ \hline & 20E \\ & 10E \\ \hline & 74244 \\ 0 \\ \hline & 10E \\ & 10E \\ \hline & 10E \\ & 10E \\ \hline & 10E \\ & 10E \\ \hline & 10E \\ & 11E \\ \hline & 10E \\ & 11E \\ \hline & 10E \\ \hline & 11E $
A	RDHT20139 2 KRDHT RIDAT24139 2 KRDAT RDAT25139 2 KRDAT RDAT26139 2 KRDAT RDAT26139 2 KRDAT RDAT27139 2 KRDAT RDAT28139 2 KRDAT RDAT29139 2 KRDAT RDAT30139 2 KRDAT SYSTEM SIDE CONNED	25 (NDITIO 4 1 26 74244 27 XRDAT5 5 1024 28 74244 29 XRDAT7 8 1024 30 74244 30 74244 1005 30 74244 1005 30 74244 1005 10	33 16, 21DAT5 XRDAT14 33 14, 21DAT5 XRDAT14 33 14, 21DAT6 XRDAT15 33 5, 210, 21DAT7 XRDAT16 2, 1, 21DAT7 XRDAT16	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	XRDAT23 8 154 XRDAT23 8 121 005* R154 121 005* R154 1005* R155 1005* R155 1005* R155 1005* R155 1005* R155 74244 11 1005* R155 74244 11 105* R155 105* R154 105* R155 105* R155* R155 105* R155 105* R155* R155 105* R155* R155*	2 TDAT23 2 TDAT24 3 TDAT25	XRMC XRMC BRSC BTSC	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	LL SERIES TERMINATION LL THEVENIN TERMINATI					TITLE: ENGINEER:	DS3184DKØ1A2	DATE: 022304 PAGE: 5/13
	8	7	Б	5	4	з	2	1


	8	7	Б	5	4	З	2	1
ם				1		2		1
с			GNDA 4 3 TDATA 5 GNDA 7 6 GNDA 7 7 TDAT9 9 8 GNDA 10 19 TDAT1 11 11 TDAT1 12 112 TDAT1 12 112 TDAT1 13 12 112 TDAT2 13 12 112 TDAT2 12 12 112 TDAT2 12 12 12 12 TDAT2 12 12 12 12 12 TDAT2 12 12 12 12 12 12 TDAT2 12 12 12 12 12 12 12 12 12 12 12 12 12	74 12 0000 75 76 77 TDAT5 76 77 TDAT5 77 78 9Y533U 79 79 TDAT8 80 80 TDAT10 80 80 TDAT10 82 82 TDAT12 83 83 GNDA 84 85 TDAT12 84 85 TDAT15 85 86 TDAT15 85 86 TDAT15 86 87 CNDA 89 88 TDAT15 86 87 CNDA 89 88 TDAT21 99 90 SY533U		74 15 201412 75 76 XRDAT5 76 77 XRDAT5 77 78 YRDAT5 79 79 XRDAT6 79 79 XRDAT8 79 84 XRDAT8 80 82 XRDAT8 81 GNDA 82 82 XRDAT12 83 84 84 85 XRDAT15 85 85 XRDAT15 86 87 XRDAT15 86 87 XRDAT19 89 89 XRDAT19 89 89 XRDAT22 91 91 XRDAT22		
			Control 10 9 IDATI 11 11 11 IDATI 12 11 12 IDATI 12 11 12 IDATI 12 12 11 IDATI 12 12 12 IDATI 14 14 14 IDATI 15 15 15 IDATI 15 16 16 IDATI 20 19 16 IDATZ3 21 20 20 IDATZ3 21 20 21 IDATZ3 21 22 23 IDATZ3 21 232 232 IDATZ6 230 29 99 IDAT26 230 232 32 GNDA 32 33 33 33 IDAT27 22 232 33 33 GNDA 33 33 33 33 IDAT28 36	71 71 72 73 TDPT1 73 73 TDPT1 75 74 74 TDPT3 76 77 TDPT1 76 77 TDPT1 76 77 TDPT7 78 79 Store 78 79 TDPT8 79 78 Store 79 80 TDPT8 81 81 GNDA 81 81 GNDA 82 85 TDPT12 85 85 TDPT12 85 85 TDPT15 85 85 TDPT15 85 85 TDPT15 86 88 TDPT19 88 85 TDPT19 89 99 SY333U 91 91 TDPT26 93 93 TDPT26 94 95 70 TDPT29 99 99 56 GNDA 99 99 70 TDPT29 99 99 70 TDPT29 90 70 TDPT29 91 10 TDPT2 91 10 TDPT2 92 92 120 GNDA 120 120 CNDA 120 120 CNDA 120 120 CNDA 120 120 CNDA 120 120 CNDA 120 120 CNDA 122 122 GNDA 123 133 ADD2 133 134 GNDA 132 133 GNDA 132 133 GNDA 132 133 GNDA 133 134 GNDA 134 134 GNDA 135 135 GNDA 135 135 GNDA 135 135 GNDA 136 130 GNDA 137 139 GNDA 138 138 GNDA 139 139 GNDA 139 139 GNDA 139 139 GNDA 139 139 GNDA 139 130 GNDA 130 130 GNDA 130 130 GNDA 130 130 GNDA 130 130 GNDA 131 131 131 GNDA 131 GNDA 131 GNDA 131 GNDA 131 GNDA 131 GNDA 131 GNDA 131 GNDA	111 112 111 112 111 112 111 112 111 112 111 112 111 112 111 112 111 112 111 112 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114 114 111 112 114	71 - 72 GNDA 72 73 XADATI 73 74 XADAT3 75 75 GNDA 75 75 GNDA 76 75 XADAT3 77 77 XADAT3 77 77 XADAT3 78 75 GNDA 78 75 XADAT5 78 75 XADAT5 78 75 XADAT5 80 81 80 81 82 XADAT2 81 82 XADAT12 83 83 84 84 GNDA 84 84 GNDA 84 85 XADAT15 86 87 XADAT15 86 87 XADAT17 87 88 XADAT15 88 83 99 90 XADAT17 87 88 XADAT16 88 83 99 90 XADAT22 90 91 XADAT22 90 91 XADAT22 91 92 XADAT22 92 XADAT24 93 92 XADAT24 93 93 GNDA 94 94 XADAT26 95 955 GNDA 96 97 XADAT21 98 99 99 XADAT21 99 99 XADAT21 99 90 XADAT24 93 91 XADAT24 93 91 XADAT24 94 94 XADAT26 97 97 XADAT24 98 99 99 XADAT21 98 99 99 XADAT21 99 99 XADAT21 99 99 XADAT24 93 91 XADAT26 94 94 XADAT26 95 955 GNDA 96 97 XADAT29 98 99 99 XADAT21 99 99 XADAT21 99 99 XADAT24 93 91 XADAT24 94 34 XADAT26 94 94 XADAT26 95 955 GNDA 96 97 XADAT21 98 99 99 XADAT21 98 99 99 XADAT21 99 99 99 XADAT24 91 100 XADA4 100 100 XADA4 101 101 XADX41 102 1102 XADX41 103 1103 XADX41 104 105 XADX41 105 1105 ADX44 105 1105 A		
В			GNDA 200 994 41 42 41 42 42 42 44 44 44 44 44 45 45 44 45 45	110 - 111 GNDA 111 - 111 GNDA 112 - 113 - 114 SY533U 113 - 114 SY533U 114 - 115 TEOP 115 - 115 GNDA 115 - 118 THODØ 116 - 118 THODØ 118 - 118 THODØ 120 - 120 GNDA 121 - 121 SYSAA 122 - 123 GNDA 123 - 125 GNDA 124 - 124 SYSAU 125 - 125 SY533U	SUB1 49 40 XRDX61 42 GNDA 43 42 44 43 45 44 46 45 47 44 48 44 48 44 48 48 48 48 48 44 49 49 49 49 6NDA 53 51 53 53 53 53 55 6 55 6 55	110 110 CNDATE CNDA 111 115 CNDA 113 114 SY533U 114 115 115 116 115 116 116 117 GNDA 119 119 120 CNDA 122 122 GNDA 122 122 GNDA 122 123 GNDA 122 123 GNDA 122 123 GNDA 122 123 GNDA 124 125 SY533U 125 125 Sy533U		-
A			GNDA 563 599 500 601 500 601 503 601 503 605 605 605 605 605 605 605 605 605 605	127 128 129 130 129 130 130 131 131 132 132 132 133 AD2 134 134 AD2 134 134 AD2 135 135 GNDA 135 135 GNDA 136 GNDA 136 GNDA 137 138 GNDA 138 GNDA 139 139 CSB 140 WR	GNDA 70 70	127 128 22 128 129 CNDA 129 130 A4 130 131 131 131 132 132 CNDA 133 133 A7 134 133 A7 134 133 A7 135 135 GNDA 135 135 GNDA 136 135 A11 137 138 DCPWR 139 139 139 139		r
						ENGINEER:	Mon 953184DKØ1A2 ML	Jui 11 11:28:55 2005 DATE: 022304 PAGE: 5 OF 13
	8	7	6	5	4	З	2	1


	8	7	6	5	4	З	2	1
ם די D Rי די Rי	$\begin{array}{c} & \text{R176} & 33 \\ \text{CCLK254} & 1 & & & 2^3 \\ \text{CCLK254} & 33 & 1 & & \\ \text{R206} & 33 & 1 & & \\ \text{R206} & 33 & 1 & & \\ \text{R206} & 33 & 2 & & \\ \text{CLK354} & 33 & 2 & & \\ \text{CLK354} & 2 & & & \\ \text{R206} & 2 &$	<u>RL</u> CLK1 <u>2</u> TLCLK1 <u>RL</u> CLK2 <u>2</u> TLCLK2 <u>RL</u> CLK3 <u>1</u> TLCLK3	IOLZ/IRDY <u>92</u> ALE IOLZ/IRDY <u>92</u> ALE IOZ_22 <u>67 AB</u> IO3_2703/194 94 RD	105.2	*ALI3N_YY 74 f 103_3 76 f 103_3 77 f REF BANK3 77 f 105_3 77 f 105_3/L12N 79 f 5/L11N_YY 82 5/L11N_Y 82 5/L11N_Y 82	1018.3 (B	RSOF RSOF RSOF TSOF TSOF TSOF	R259 33 D1B41 RSOF01 R218 33 RSOF02 D2B42 RSOF02 R227 33 RSOF03 R262 33 COMPARE D4B42 RSOF04 R225 33 COMPARE D4B42 RSOF04 R225 33 COMPARE D1B41 2 N283 3 COMPO D2841 2 N2833 COMPO D2841 2 NO2841 2 D183 COMPO D2841 2 D2841 2 D393 COMPO R110 33 COMPO D3841 2 TSOF02 R108 33
С Ти С Ти Ти Ти	R186 33 R2CLK454 1 2 CLK454 33 R28 CLK454 1 2 R205 33 CLK0184 1 2 R182 33 CLK0284 1 2 R184 33 CLK0384 1 2 R185 33 CLK0484 1 2 R195 3 CLK0484 1 2 CLK0484	RLCLK4 TCLK03 2 TLCLK4 TOHCLK3 TSOF03 TSER3 TCLK01 TPDAT3 TCLK02 TPDEN13 TCLK03 TOHEN3 TCLK03 TOHEN3 TCLK04 TOHEN3 TCLK05 TOHE3 TCLK04 TOHE3 TCLK04 TOHS053 TCLK01 TOHM13	126 GCK2 GCK2	BANK 2 101 101 101 101 101 101 101 101 101 10	ин страна ин страна	GCK8 IO1_4/DLL/L17P IO2_4 IO3_4/VREF BANK4 IO4_4/L16P_YY VIO5_4/L16P_YY VIO5_4/L15P_YY CI IO7_4/L15P_YY CI IO7_4/L15P_YY IO8_4 IO9_4/VREF BANK4 IO18_4	55 TCLR01 55 TSER1 TSOFT 57TPDEN11 TOHC 58 TOHEN1 59 TPDAT1 59 TPDAT1 68 TOHM11 64 TOHCLK1 87TOHSOF1 ROHC 66 TOH1 _116 ROHC	R195 33 D4B4 2 ITSOF 04 R399 33
R R R B R R R	R2CLK01841 M22 R288 33 R187 33 R2CLK03841 2 R187 33 R2CLK03841 2 R187 33 R2CLK04841 2 R187 33 R2CLK04841 2 R288 33 R192 33 R192 33 R192 33 R2884 33 R192 33 R2844 34	<u>RC</u> LK02 <u>RC</u> LK03 RCLK04 ^{RDY}	138 IO5.0/LØN_YY Q 137 IO5.0/LØP_YY Y 134 IO4.0/LIN_YY Щ 133 IO3.0/LIN_YY Щ	AC23E_	1 41 44_0	I011_4/L14N_YY I012_4/L14P_YY I012_5/L20P_YY I03_5 I04_5/VREF BANK5 I05_5/L19N_YY Y I05_5/L19N_YY Z I07_5/L19P_YY Щ I08_5/L18N_YY € I09_5/L18P_YY	_59 ROHC _38 RPDA _39 RPDA _41 RPDA _42 RSOFO1 RPDA _43ROHCLK1 RPDA _43ROHCLK1 RPDA _44 ROH1 _47 RSER1 TPDA _48 RPDAT1 TPDA	R199 33 T2 1 2 RPDAT284 R199 33 T3 1 2 RPDAT384 R220 33
A	R193'33 TSER1 2 M 1 R194'33 TSER2 1 M 2 R195'33 TSER3 1 M 2 R266'33 TSER4 1 M 2 OVERHEAD CONNE	<u>TSE</u> R184 RSE <u>R3</u> <u>TSE</u> R284 <u>TSE</u> R384 <u>TSE</u> R484	131 I01_0/DLL/L2N 129 GCK3 GCK3	13 I I I I I I I I I I I I I I I I I I I	32 IOI3-GAL2IN_YY 31 IOI2-GAL2IN_YY 32 IOI1-G 29 IOI8-GAUREF BANKG 29 IOI8-GAUREF BANKG 27 IO8-GAL22N 28 IO7-GAL22N 29 IO5-GAL23N_YY 20 IO5-GAL23N_YY 20 IO5-GAL23N_YY	IO10_5/UREF BANK5 USY IO11_5/DLL/L17N IO11_5/DLL/L17N GCK1 IO10_5/UL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N IO10_5/DLL/L17N III1_5/DLL/L17N III1_5/DLL/L17N III1_5/DLL/L17N III1_5/DLL/L17N III1_5/DLL/L17N III1_5/DLL/L17N III1 III1 III1 III1 III1 III1 III1	<u>498F0JF</u> NII <u>50 TS</u> 0F01 TPDA <u>52 RCL</u> K01 TPDA TPDE TPDE TPDE TPDE	R34 33 T384 1 R224 33 T484 1 R224 33 T484 1 R224 33 NO1841 2 TPDEN01 R226 33 NO2841 2 R223 33 NO3841 2 R223 33 NO3841 2 TPDEN02 R223 33 NO4841 2 TPDEN04 NO4841 2 TPDEN04
	8	7	5	5	4	ENGINEER:	DS3184DKØ1A2 JML 2	PAGE: 7/13

	8	7	6	5	4	З	2	1	\neg
с	R255 33 TPDENI12 , , , , , , R256 33 TPDENI2 , , , , 2 R108 33 TPDENI3 2 , , , 1 R258 33 TPDENI4 , , 2 R258 33 TPDENI4 , , 2 R258 33 RPDENI2 , , , 2 R258 33 RPDENI2 , , , 2 R253 33 RPDENI4 2 , , , 1 R253 33 TOHMI 2 , , , 1 R254 33 TOHMI 3 , 2 , , , 1 R253 33 RPOS154 2 , , , 1 R29 33 PDOS254 1 , 2	RPDENI484 TOHCLK TSOF0 TSOF0 TSOF11 TSER TSOF12 TPDAI TSOF13 TPDENO TSOF14 TOHCK RPOS184 TOHSOF	22139 IOII_1 5 R2123 IOI8_1/VREF BANKI 22121 IO8_1/JBP_YY IO8_1/JBP_YY 1 22118 IO7_1/LAN_YY 2117 IO5_1/LAP_YY 293 IO5_1 2115 IO4_1/VREF BANKI	L	øøк 151	и	55 TCLK04 56 TSER4 57 TPDENI4 58 TOHEN4 59 TPDAT4 60 TPDEN04 63 TOHMI4 64 TOHCLK4 87 TOHSOF4 66 TOH4 67	RLCLK <u>1</u> 2 <u>10</u> K R270 RPOS <u>1842</u> <u>10</u> K R271 RNEG <u>1842</u> <u>10</u> K R271 RLCLK <u>2</u> 2 <u>10</u> K R273 RPOS <u>1842</u> <u>10</u> K R273 RPOS <u>1842</u> <u>10</u> K R273 RNEG <u>1842</u> <u>10</u> K R275 RLCLK <u>3</u> 2 <u>10</u> K R277 RNEG <u>3842</u> <u>10</u> K R277 RNEG <u>3842</u> <u>10</u> K R278 RLCLK <u>4</u> 2 <u>10</u> K R279 RPOS <u>4842</u> <u>10</u> K R279 RNEG <u>4842</u> <u>10</u> K R279 RNEG <u>4842</u> <u>10</u> K R279 RNEG <u>4842</u> <u>10</u> K R279 RLCLK <u>12</u> <u>2 10</u> K R281 TCLK <u>12</u> <u>2 10</u> K R283 TCLK <u>13</u> 2 <u>10</u> K R283 TCLK <u>13</u> 2 <u>10</u> K R283 TCLK <u>14</u> 2 <u>10</u> K R283 TCLK <u>14</u> 2 <u>10</u> K R283	с
A	$\begin{array}{c} \text{RPOS2}{\underline{54}} 1 & \text{M}, 2 \\ \text{R179 33} \\ \text{RPOS3}{\underline{54}} 1 & \text{M}, 2 \\ \text{R260 33} \\ \text{RPOS4}{\underline{54}} 1 & \text{M}, 2 \\ \text{R260 33} \\ \text{TPOS1}{\underline{84}} 1 & \text{M}, 2 \\ \text{R320 33} \\ \text{TPOS2}{\underline{84}} 1 & \text{M}, 2 \\ \text{R320 33} \\ \text{TPOS3}{\underline{84}} 1 & \text{M}, 2 \\ \text{R320 33} \\ \text{TPOS3}{\underline{84}} 1 & \text{M}, 2 \\ \text{R320 33} \\ \text{TPOS3}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TPOS4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R366 33} \\ \text{RNEG1}{\underline{54}} 2 & \text{M}, 1 \\ \text{R366 33} \\ \text{RNEG2}{\underline{54}} 1 & \text{M}, 2 \\ \text{R31 33} \\ \text{RNEG3}{\underline{54}} 2 & \text{M}, 1 \\ \text{R31 33} \\ \text{TNEG1}{\underline{84}} 1 & \text{M}, 2 \\ \text{R321 33} \\ \text{TNEG2}{\underline{84}} 1 & \text{M}, 2 \\ \text{R377 33} \\ \text{TNEG3}{\underline{84}} 1 & \text{M}, 2 \\ \text{R377 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 33} \\ \text{TNEG4}{\underline{84}} 1 & \text{M}, 2 \\ \text{R326 34} $	RP05384 RP05484 TP05154 RDY_ TP05254 R0H30F2 TP05354 R0H2 TP05454 R0H2 TP05454 RDH2 RNEG184 RSOF0 RNEG284 RSER RNEG384 RCLK0 RNEG384 RCLK0 RNEG354 TNEG154 TNEG354 TNEG354	113_ IO2_1/WRITE*/L5N_YY 112_ IO1_1/C5*/L5P_YY 142_ IO10_0 96_ IO9_0 140_ IO8_0/WREF BANK0 2114 IO7_0 2138_ IO5_0/L0N_YY 2134_ IO5_0/L0N_YY 2134_ IO5_0/L0P_YY 2132_ IO3_0/L1P_YY 2132_ IO3_0/L1P	- 1018.7/25N - 109.7/25P - 106.7/25N Y - 106.7/27N Z - 106.7/27P J - 106.7/27P J - 104.7 - 103.7/4EF BANK7 - 103.7	22 1013-6/L21N-YY 34 1012-6/UREF BANKG 29 1012-6 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 29 1012-6/L22N 20 20 20 20 20 20 20 20 20 20	I012_4/L14P_YY I01_5/L20P_YY I03_5/L20P_YY I03_5/L19P_YY I05_5/L19P_YY I05_5/L19P_YY I09_5/L18P_YY I010_5/VREF BANKS I011_5/DLL/L17N GCK1 4 4 4 4 4 4 4 4 4 4 4 4 4	_68 _69 _38 _39 <u>84R0H</u> SOF4 _41 <u>42</u> RSOF04 <u>43</u> ROH4 <u>44</u> _ROH4 <u>47</u> _RSER4 <u>48</u> RPDAT4 <u>48</u> RPDAT4 <u>48</u> RPDAT4 <u>52</u> TSOF04 <u>52</u> RCLK04	Ion Jul 11 11:29:01 2005	в
	OVERHEAD CONNE	CTIONS				ENGINEER:	DS3184DKØ1A2	DATE: 022304 PAGE: 8/13	
	8	7	б	5	4	З	2	1	-









	8	7	б	5	4	З	2	1
ם	062904 - 040805 -	AØ - INITIAL A1 - ADDED M A2 - ADDED VI FIXED X	ISSING SIGNAL	TO TTS/RTS NET NECTIONS	12 & CLEANED- T	UP TEXT ON VAF	RIOUS PAGES.	Γ
с		CHANGED CHANGED CHANGED CHANGED CHANGED	R92 VALUE TO R175 AND R176 R148 AND R160 R146,R147,R15 JMP19 TO JMP2	330 OHMS 5 TO 33 OHMS FI 3 FROM DNP TO 1 58,R159 FROM DI 22 FROM DNP TO	Ø NP TO 100 OHMS		WITH SCHEMATIC	; ;
в								E
A								
						TITLE: DS ENGINEER:	53184DKØ1A2	DATE: 022304 PAGE: 13 OF 13
	8	7	6	5	4	З	2	13 01 13