

## **TPS61022EVM-034 Evaluation module**

---

---

---

The TPS61022EVM-034 evaluates the performance of the TPS61022, which is a 8-A boost converter with 0.5-V ultra-low input voltage. This user's guide describes the input and output ranges, EVM setup, bill of materials (BOM), schematic, and the PCB layout.

### **Contents**

1	Introduction .....	2
2	Setup .....	3
3	Schematic and Bill of Materials .....	4
4	Board Layout .....	6

### **List of Figures**

1	Bode Plot Comparison With and Without Feedforward Capacitor .....	2
2	TPS61022EVM-034 Schematic .....	4
3	TPS61022EVM-034 Top-Side Layout .....	6
4	TPS61022EVM-034 Bottom-Side Layout .....	7

### **List of Tables**

1	EVM Characteristics .....	2
2	TPS61022EVM-034 Bill of Materials .....	5

### **Trademarks**

All trademarks are the property of their respective owners.

# 1 Introduction

## 1.1 Performance

Table 1 provides a summary of the TPS61022EVM performance characteristics, tested at 25°C ambient temperature.

**Table 1. EVM Characteristics**

	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage			3.6		V
Output voltage	TPS61022EVM, $V_{IN} = 3.6\text{ V}$ , $I_O \leq 3\text{ A}$		5.1		V
Output current	$V_{IN} = 2.7\text{ V}$			3	A
	$V_{IN} = 1.8\text{ V}$			2	

## 1.2 Modification

The EVM is designed to support some modifications by the user. The external component can be changed according to the real application.


## 1.3 Input Capacitor

A 150- $\mu\text{F}$  tantalum capacitor, C1, is added as the input capacitor in the EVM. The ESR of the tantalum capacitor is 0.1  $\Omega$ , to damp the ringing of the input voltage when the EVM is powered by a power supply with a long cable. The capacitor is not required for proper operation and can be removed in a real application.

## 1.4 Feedforward Capacitor

A feedforward capacitor C8 in parallel with R1 induces a pair of zero and pole in the loop transfer function. By setting the proper zero frequency, the feedforward capacitor can increase the phase margin to improve the loop stability. The C8 is not populated in the TPS61022EVM. The phase margin of the TPS61022EVM is good enough when the input voltage is from 2.5 V to 4.4 V. In the applications that input voltage is below 2 V or output effective capacitance is larger than 40  $\mu\text{F}$ , TI suggests to add the feedforward capacitor. The calculation of the feedforward capacitor can be found in the [TPS61022 data sheet](#) and in TI application report [Feedforward Capacitor Makes Boost Converter Fast and Stable](#).

For example, TI suggests a 10-pF feedforward capacitor for C8 if input voltage of the EVM is 1.8 V. Figure 1 is the Bode plot with and without the feedforward capacitor. The phase margin is 63° with the feedforward capacitor, while the phase margin is only 44° without feedforward capacitor. Test conditions are  $V_{IN} = 1.8\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ , and  $I_{OUT} = 1\text{ A}$ ,



**Figure 1. Bode Plot Comparison With and Without Feedforward Capacitor**

## 2 Setup

This section describes the setup of the TPS61022EVM-034.

### 2.1 *Input/Output Connector Descriptions*

See the following :

<b>J1-VIN</b>	Positive input connection from the input supply for the EVM
<b>J2-VOUT</b>	Positive connection for the output voltage
<b>J3-GND</b>	Return connection from the input supply for the EVM
<b>J4-GND</b>	Return connection for the output voltage
<b>J5-MODE</b>	MODE pin input jumper. Place a jumper across MODE and pin 1 (GND) to set in auto PFM mode, place a jumper across MODE and pin 3 (VIN) to set in forced PWM mode
<b>J6-EN</b>	EN pin input jumper. Place a jumper across EN and pin 3 (VIN) to turn on the IC, place a jumper across EN and pin 1 (GND) to turn off the IC
<b>J7-VIN_S</b>	Input voltage sensing for measuring efficiency. VIN_S+ is for positive input and VIN_S- is for negative input.
<b>J8-VOUT_S</b>	Output voltage sensing for measuring efficiency. VOUT_S+ is for output positive node and VOUT_S- is for output negative node

### 3 Schematic and Bill of Materials

This section provides the TPS61022EVM-034 schematic, bill of materials (BOM), and board layout.

#### 3.1 Schematic

Figure 2 is the EVM schematic.




Figure 2. TPS61022EVM-034 Schematic

### 3.2 Bill of Materials

Table 2 displays the EVM bill of materials.

**Table 2. TPS61022EVM-034 Bill of Materials**

Designator	Qty	Value	Description	PackageReference	PartNumber	Manufacturer
C1	1	150uF	CAP, TA, 150 uF, 10 V, +/- 10%, 0.1 ohm, SMD	7343-31	T495D157K010ATE100	Kemet
C2, C4, C5, C6	4	22uF	CAP, CERM, 22 uF, 10 V, +/- 20%, X5R, 0805	0805	GRM21BR61A226ME44L	MuRata
C3	1	0.1uF	CAP, CERM, 0.1 uF, 10 V, +/- 10%, X5R, 0402	0402	GRM155R61A104KA01D	MuRata
J1, J2, J3, J4	4		Terminal, Turret, TH, Double	Keystone1502-2	1502-2	Keystone
J5, J6	2		Header, 100mil, 3x1, Gold, TH	3x1 Header	TSW-103-07-G-S	Samtec
J7, J8	2		Header, 100mil, 4x1, Gold, TH	4x1 Header	TSW-104-07-G-S	Samtec
L1	1	1uH	Inductor, Shielded, Composite, 1 uH, 21.8 A, 0.00455 ohm, SMD	XAL7030	XAL7030-102MEB	Coilcraft
R3	1	49.9	RES, 49.9, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW060349R9FKEA	Vishay-Dale
R1	1	750k	RES, 750 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW0603750KFKEA	Vishay-Dale
R2	1	100k	RES, 100 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW0603100KFKEA	Vishay-Dale
U1	1		8-A boost converter with 0.5-v ultra-low input voltage, RWU0007A (VQFN-HR-7)	RWU0007A	TPS61022	Texas Instruments
C7	0	47uF	CAP, CERM, 47 uF, 10 V, +/- 10%, X5R, 1206	1206	GRM31CR61A476KE15L	MuRata
C9	0	100pF	CAP, CERM, 100 pF, 50 V, +/- 5%, C0G/NP0, 0603	0603	GRM1885C1H101JA01D	MuRata
C10	0	1000uF	CAP, AL, 1000 uF, 10 V, +/- 20%, 0.15 ohm, SMD	SMT Radial G	EEE-FC1A102P	Panasonic
C8	0	10pF	CAP, CERM, 10 pF, 10 V, +/- 10%, X7R, 0603	0603	0603ZC100KAT2A	AVX
R4	0	10.0	RES, 10.0, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	0603	CRCW060310R0FKEA	Vishay-Dale

#### 4 Board Layout

The PCB of the TPS61022EVM has four layers. Figure 3 and Figure 4 show the top side and bottom side of the PCB layout, respectively. The two internal layers are ground plane helping to improve the thermal performance.




Figure 3. TPS61022EVM-034 Top-Side Layout




Figure 4. TPS61022EVM-034 Bottom-Side Layout

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated