

### **Technical Note**

# ROHM Electronic Component

### Regulators ICs for Digital Cameras and Camcorders System Switching Regulator ICs with Built-in FET (10V)

#### BD9739KN, BD9740KN

No.10036EAT07

#### Description

The 7-channel switching regulators include built-in FETs, and are designed for use in digital still cameras. They feature built-in power FETs and soft start functionality, reducing the number of external components.

#### Features

- 1) Wide supply voltage range: 1.5 V to 10 V
- 2) High-precision reference voltage: ± 1%
- 3) Built-in shutdown circuit for overload (timer-latch type)
- 4) Oscillator frequency is user-adjustable
- 5) Built-in thermal shutdown circuit
- 6) Standby mode current: 0 µA
- 7) Built-in load switch circuit
- 8) Selectable step-up/step-down mode
- 9) Supports inverting circuit for negative output voltage
- 10) Support a constant-current LED drive for backlight applications
- 11) Includes multiple synchronous rectification channels

#### Applications

Digital still cameras, portable DVD players, and digital video cameras.

| Prod | uct | lineup |  |
|------|-----|--------|--|
|      |     |        |  |

| Parameter                          | BD9739KN         | BD9740KN         |  |
|------------------------------------|------------------|------------------|--|
| Input voltage                      | 1.5 V to 10 V    | 1.5 V to 10 V    |  |
| Reference voltage precision        | 1 V ± 1%         | 1 V ± 1%         |  |
| Operating frequency range          | 100 k to 1.2 MHz | 100 k to 1.2 MHz |  |
| Step-up                            | 3CH              | 2CH              |  |
| Step-down                          | 2CH              | 1CH              |  |
| Step-up/step-down switch regulator | 1CH              | 3CH              |  |
| Inverting                          | 1CH              | 1CH              |  |
| Built-in FET                       | 3CH              | 1CH              |  |
| Synchronous rectification          | 3CH              | 2CH              |  |
| Load switching                     | 3CH              | —                |  |
| Operating temperature range        | -20°C to +85°C   | -20°C to +85°C   |  |
| Package                            | UQFN64           | UQFN48           |  |

#### •Absolute maximum ratings

| Parameter                   | Symbol               | Rat                 | Unit                |      |  |
|-----------------------------|----------------------|---------------------|---------------------|------|--|
| Farameter                   | Symbol               | BD9739KN            | BD9740KN            | Unit |  |
|                             | VBAT, VCC, PVCC      | -0.3 to +12         | -0.3 to +12         | V    |  |
|                             | PVCCH,PVCCL          | -0.3 to +15         | -0.3 to +15         | V    |  |
|                             | DRAIN*H, DRAIN*L     | -0.3 to +12         | -0.3 to +12         | V    |  |
| Maximum supply voltage      | OUT1B                | -0.3 to +20         | -0.3 to +20         | V    |  |
|                             | OUT2B                | -0.3 to +17         | —                   | V    |  |
|                             | SWOUT1,4,PGIN1,PG2,3 | -0.3 to +12         | —                   | V    |  |
|                             | SWIN*                | -0.3 to +20         |                     | V    |  |
|                             |                      | UQFN64              | UQFN48              |      |  |
| Power dissipation           | Pd                   | 550 <sup>*1-2</sup> | 500 <sup>*1-3</sup> | mW   |  |
|                             |                      | 1000 *2-2           | 760 <sup>*2-3</sup> | 1    |  |
| Operating temperature range | Topr                 | -25~                | °C                  |      |  |
| Storage temperature range   | Tstg                 | -55~+125            |                     | °C   |  |
| Junction temperature        | T <sub>jmax</sub>    | +1                  | 25                  | °C   |  |

\*1: IC without heat sink operation. Reduce by 5.5 mW/°C (1-2), or 5.0 mW/°C (1-3) when Ta  $\geq$  25°C. \*2: When mounted on a PCB (70 mm  $\times$ 70 mm  $\times$ 1.6 mm (thickness), glass epoxy). Reduced by 10.0 mW/°C (2-2), or 7.6 mW/°C (2-3), when Ta  $\geq$  25°C.

#### Recommended operating ranges

| Parameter      | Symbol       | ings      | Unit      |      |  |
|----------------|--------------|-----------|-----------|------|--|
| Farameter      | Symbol       | BD9739KN  | BD9740KN  | Unit |  |
| Supply voltage | VBAT         | 1.5 to 10 | 1.5 to 10 | V    |  |
|                | VCC, PVCC    | 1.5 to 10 | 2.8 to 10 | V    |  |
|                | PVCCL, PVCCH | 4.0 to 14 | 4.0 to 14 | V    |  |

| Parameter                                   | Symbol               |      | Ratings |      | Unit | Conditions                 |
|---|----------------------|------|---------|------|------|----------------------------|
| Parameter                                   | Symbol               | Min. | Тур.    | Max. | Unit | Conditions                 |
| [Oscillator]                                |                      |      |         |      |      |                            |
| Oscillating frequency                       | f <sub>OSC</sub>     | 0.1  | —       | 1.2  | MHz  |                            |
| [Driver block]                              |                      |      |         |      |      |                            |
| DRAIN pin input voltage                     | V <sub>DRAIN</sub>   | —    | —       | 10   | V    |                            |
| N-channel FET output current<br>(step-down) | I <sub>OFET1</sub>   | —    | —       | 700  | mA   |                            |
| N-channel FET output current (step-up)      | I <sub>OFET2</sub>   | _    | _       | 300  | mA   |                            |
| LED channel output current                  | I <sub>OLED</sub>    | —    | —       | 40   | mA   |                            |
| Driver output current                       | I <sub>OUT</sub>     | —    | —       | 30   | mA   | External FET drive circuit |
| Driver peak current                         | I <sub>PEAK</sub>    | —    | —       | 200  | mA   | External FET drive circuit |
| Startup NPN TR sink current                 | I <sub>NPNSINK</sub> | —    | —       | 500  | mA   |                            |
| [Positive/negative regulators]              |                      |      |         |      |      |                            |
| SWOUT1 pin sink current                     | I <sub>SWOUT1</sub>  | —    | —       | 10   | mA   |                            |
| PGOUT1 pin source current                   | I <sub>PGOUT1</sub>  | —    | —       | 100  | mA   |                            |
| PG23 pin sink current                       | I <sub>PG23</sub>    |      | _       | 1    | mA   |                            |
| SWOUT4 pin source current                   | I <sub>SWOUT4</sub>  |      | _       | 50   | mA   | (BD9739KN)                 |
| SWOUT6 pin source current                   | I <sub>SWOUT6</sub>  |      | —       | 50   | mA   |                            |
| SWOUT7 pin source current                   | I <sub>SWOUT7</sub>  |      |         | 50   | mA   |                            |

#### •Electrical characteristics

| (Unless otherwise specified, Ta = 25°C, | VBAT = 3 V, VCC = 5 V, RT = 11 kΩ, CT = | = 180 pF, STB1 to STB7 = 3 V) |
|---|---|-------------------------------|
| (                                       | - , , , -                               |                               |

|                                     |                    |                         | Limits               |                                |      | · · · · ·                |
|-------------------------------------|--------------------|-------------------------|----------------------|--------------------------------|------|--------------------------|
| Parameter                           | Symbol             | Min.                    | Тур.                 | Max.                           | Unit | Conditions               |
| [Reference voltage, reference volta | ge for inv         |                         | 71                   | 1                              | ı    |                          |
| Output voltage                      | V <sub>REF2</sub>  | 0.99                    | 1.0                  | 1.01                           | V    |                          |
| Line regulation                     | DVLI               | _                       | 4.0                  | 12.5                           | mV   | VCC = 3.0 V to 9.5 V     |
| Load regulation                     | DVLO               | _                       | 1.0                  | 7.5                            | mV   | IREF = 10 µA to 100 µA   |
| Output current when shorted         | los                | 0.2                     | 1                    | _                              | mA   | VREF = 0 V               |
| [Internal regulator]                | 100                | •                       |                      |                                |      | •••••                    |
| Output voltage REGA                 | V <sub>REGA</sub>  | 2.4                     | 2.5                  | 2.6                            | V    | IREG = 1 mA              |
| [Under voltage lockout circuit]     | TIEGA              |                         |                      |                                | -    |                          |
| Detection threshold voltage 1       | V <sub>STD1</sub>  | 3.45                    | 3.6                  | 3.75                           | V    | PVCCL monitor            |
| Hysteresis width 1                  | $\Delta V_{ST1}$   | -                       | 300                  | 0.70                           | mV   |                          |
| Detection threshold voltage 2       | V <sub>STD2</sub>  | 2.3                     | 2.4                  | 2.5                            | V    | VCC monitor              |
| Hysteresis width 2                  | $\Delta V_{STD2}$  | 2.0                     | 200                  | 2.5                            | mV   |                          |
| Detection threshold voltage 3       |                    |                         | 2.0                  |                                | V    | VREGA monitor            |
|                                     | V <sub>STD3</sub>  | _                       |                      |                                |      | VREGATIONILOI            |
| Hysteresis width 3                  | $\Delta V_{ST3}$   | —                       | 50                   | —                              | mV   |                          |
| [Startup circuit block]             |                    |                         | 100                  |                                |      |                          |
| Oscillating frequency               | f <sub>START</sub> | 50                      | 120                  | 220                            | kHz  | VDAT                     |
| Operation start VBAT voltage        | V <sub>ST1</sub>   | 1.5                     | -                    | -                              | V    | VBAT pin monitor         |
| Soft start charge current           | I <sub>SS1</sub>   | 1.1                     | 2.2                  | 3.3                            | μA   | VSS1 = 0 V               |
| [Short protection circuit ]         | r                  |                         |                      | 1                              |      |                          |
| Timer threshold voltage             | V <sub>TC</sub>    | 2.1                     | 2.2                  | 2.3                            | V    | FB pin monitor           |
| SCP pin source current              | 1007               | 0.5                     | 1.0                  | 1.5                            | μA   | VSCP = 0.1 V             |
|                                     | I <sub>SCP</sub>   | 2                       | 4                    | 6                              | μА   | (BD9740KN)               |
|                                     | V                  | 0.45                    | 0.50                 | 0.55                           | v    |                          |
| SCP pin detection voltage           | V <sub>TSC</sub>   | 0.9                     | 1.0                  | 1.1                            | v    | (BD9740KN)               |
| SCP pin standby voltage             | V <sub>SSC</sub>   | _                       | 22                   | 170                            | mV   | · · · ·                  |
| [Triangular waveform oscillator]    |                    | <u> </u>                |                      |                                |      |                          |
| Oscillating frequency               | f <sub>OSC1</sub>  | 450                     | 500                  | 550                            | kHz  | RT = 11 kΩ, CT = 180 pF  |
| Frequency stability                 | Df                 | _                       | 0.3                  | 2                              | %    | VCC = 3.0 V to 9.5 V     |
| RT pin voltage                      | V <sub>RT</sub>    | 0.78                    | 1.00                 | 1.22                           | V    |                          |
| [Soft start 23 block] (BD9738KN, B  |                    |                         | 1.00                 | 1.22                           | v    |                          |
| Soft start charge current           |                    | 5                       | 10                   | 15                             | μA   | VSS23 = 0 V              |
| [Error amp]                         | ISS23              | 5                       | 10                   | 15                             | μΛ   | V3323 = 0 V              |
|                                     | M                  |                         | 1.3                  |                                | V    | INV = 2 V                |
| Low-level output voltage            | V <sub>OL</sub>    | _<br>\/                 |                      |                                | -    |                          |
| High-level output voltage           | V <sub>OH</sub>    | V <sub>REGA</sub> - 0.3 | -                    | _                              | V    | INV = 0 V                |
| Output sink current                 | I <sub>OI</sub>    | 36                      | 72                   | -                              | μA   | FB = 1.7 V, VINV = 1.1 V |
| Output source current               | loo                | 36                      | 72                   | _                              | μA   | FB = 1.7 V, VINV = 0.9 V |
| DTC pin upper resistance            | RDTCU              | 20                      | 30                   | 40                             | kΩ   | (BD9740KN)               |
| DTC pin lower resistance            | RDTCD              | 65                      | 95                   | 125                            | kΩ   | (BD9740KN)               |
| NON pin input range                 | I <sub>RES</sub>   | -0.3                    | -                    | 1.5                            | V    |                          |
| Non-inverted pin reference voltage  | V <sub>NON7</sub>  | —                       | 0.2                  | -                              | V    |                          |
| [PWM comparator]                    |                    |                         |                      |                                |      |                          |
| · · · · ·                           | V <sub>T0</sub>    | —                       | 1.49                 | _                              | V    | 0% duty                  |
| Input threshold voltage             | V <sub>T100</sub>  | _                       | 1.95                 | _                              | V    | 100% duty                |
| MAX DUTY                            | D <sub>MAX1</sub>  | 77                      | 85                   | 93                             | %    | VINV = 0.9 V, VSCP = 0 V |
|                                     |                    |                         |                      |                                |      | VINV = 0.9 V,            |
| MAX DUTY (step-up operation)        | D <sub>MAX2</sub>  | 77                      | 85                   | 93                             | %    | VSCP, UDSEL = 0 V        |
| [Output circuit]                    |                    |                         |                      |                                |      |                          |
| High-level output voltage           | V <sub>SATH</sub>  | V <sub>CC</sub> -1.6    | V <sub>CC</sub> -0.8 | _                              | V    | IO = 30 mA               |
| _ow-level output voltage            | V <sub>SATL</sub>  | _                       | 0.8                  | 1.6                            | V    | IO = -30 mA              |
| High-side N-channel FET             |                    |                         | 270                  | 500                            |      | PVCCH = 5 V(IO = 200 mA) |
| on resistance                       | RONH               |                         | 300                  | 500                            | mΩ   | (BD9740KN)               |
| Low-side N-channel FET              |                    |                         | 270                  | 500                            |      | PVCCL = 5 V(IO = 200 mA) |
| Low-side N-channel FET              | RONL               |                         | 300                  |                                | mΩ   | (BD9740KN)               |
| CH7 N-channel FET on                |                    | -                       |                      | 500                            |      |                          |
| resistance                          | R <sub>ONL7</sub>  | -                       | 0.7                  | 1.4                            | Ω    | PVCCL = 5 V(IO = 50 mA)  |
| [Step-up/step-down selector ]       | I                  |                         |                      |                                | I    |                          |
| UDSEL pin Step-down                 | V <sub>UDDO</sub>  | $V_{CC} \times 0.7$     | _                    | V <sub>CC</sub>                | V    |                          |
| control voltage Step-up             | V <sub>UDDO</sub>  | 0<br>0                  |                      | $V_{CC}$ V <sub>CC</sub> × 0.3 | V    |                          |
|                                     |                    |                         | _                    |                                | v    |                          |

| Parameter  |             | Symbol            |                         | Limits                   |                          | Unit | F, STB1 to STB7 = 3 V) |  |
|--|-------------|-------------------|-------------------------|--------------------------|--------------------------|------|------------------------|--|
| Γč   |             |                   | Symbol                  | Min.                     | Тур.                     | Max. | Unit                   | Conditions   |
| [Power on swi  | tching bloc | k] (BD973         | 9KN)                    |                          |                          |      |                        |  |
| SWOUT1   | Output v    | oltage            | V <sub>SAT</sub>        | _                        | 0.1                      | 0.3  | V                      | IO = 1 mA  |
| 500011   | Leak cur    | rent              | I <sub>LEAK</sub>       | _                        | 0                        | 5    | μΑ                     | STB = 0 V  |
| SWOUT4   | Output v    | oltage            | V <sub>SAT</sub>        | _                        | 0.1                      | 0.3  | V                      | IO = 100 μA  |
| 500014   | Leak cur    | rent              | I <sub>LEAK</sub>       | _                        | 0                        | 5    | μΑ                     | STB = 0 V  |
| SWOUT4,6   | Output v    | oltage            | V <sub>SAT</sub>        | V <sub>SWIN6</sub> - 0.3 | V <sub>SWIN6</sub> - 0.1 | _    | V                      | IO = 20 mA<br>VSWIN = 5 V                                    |
|  | Leak cur    | rent              | I <sub>LEAK</sub>       | _                        | 0                        | 5    | μΑ                     | STB = 0 V  |
| SWOUT7   | Output v    | oltage            | V <sub>SAT</sub>        | V <sub>SWIN7</sub> - 0.3 | V <sub>SWIN7</sub> - 0.1 | _    | V                      | IO = 10 mA<br>VSWIN = 10 V                                   |
|  | Leak cur    | rent              | I <sub>LEAK</sub>       | _                        | 0                        | 5    | μΑ                     | STB = 0 V  |
| [Soft start bloc                                       | k] (BD974   | 0KN)              |                         |                          | I                        |      |                        |  |
| Soft start time  | of CH4      | i                 | T <sub>SS1</sub>        | 1.8                      | 3.6                      | 6.0  | mse<br>c               | VCC = PVCC = 5V,<br>PVCCH = $5.0V$<br>STB $0\rightarrow 3 V$ |
| Soft start time  | of CH2, 3   |                   | T <sub>SS2</sub>        | 1.8                      | 3.6                      | 6.0  | mse<br>c               | VCC = PVCC = 5V,<br>STB = 3 V<br>INV4 = 0→1.2 V              |
| CH2, CH3 soft start<br>INV4 threshold voltage at start |             | t start           | $V_{PG4}$               | 0.72                     | 0.80                     | 0.88 | V                      | VCC = PVCC = 5 V<br>PVCCH = 5.0 V                            |
| [STB1 to STB   | 7]          |                   |                         |                          | I                        |      |                        |  |
|  |             | ON                | V <sub>STBH</sub>       | 2.0                      | —                        | 11   | V                      | STB  |
| STB pin contro   | or voltage  | OFF               | V <sub>STBL</sub>       | -0.3                     | _                        | 0.3  | V                      |  |
| STB pin pull-d   | lown resist | ance              | <b>R</b> <sub>STB</sub> | 250                      | 400                      | 700  | kΩ                     | STB  |
| [Circuit curren  | t]          |                   |                         |                          | I                        |      |                        |  |
| Standby curre<br>(VBAT pin sinl                        |             |                   | I <sub>STB1</sub>       | _                        | _                        | 5    | μA                     | STB1 to STB7 = 0 V   |
| Standby current 2<br>(VCC, PVCC pin sink current)      |             | I <sub>STB2</sub> | _                       | _                        | 5                        | μA   | STB1 to STB7 = 0 V     |  |
| Circuit current<br>(VBAT pin sinl                      |             |                   | I <sub>ST</sub>         | _                        | 30                       | 100  | mA                     | CT = 1.7 V<br>VCC = 0 V                                      |
| Circuit current 1<br>(VBAT pin sink current)           |             | I <sub>CC1</sub>  | _                       | 100                      | 300                      | μA   | CT = 1.7 V             |  |
| Circuit current  |             | rrent)            | I <sub>CC2</sub>        | _                        | 5                        | 15   | mA                     | CT = 1.7 V<br>INV = 2.5 V                                    |

(Unless otherwise specified, Ta = 25°C, VBAT = 3 V, VCC = 5 V, RT = 11 k $\Omega$ , CT = 180 pF, STB1 to STB7 = 3 V)

Note: This IC is not designed to be radiation-resistant.

#### • PVCCH and PVCCL input voltages




Fig. 1 Synchronous Rectification Channel with Built-In FET • Synchronous rectification channels with built-in FETs include, N-channel FETs for both the high-side and low-side configuration. The driver block's power source is supplied to the PVCCL pin for the low-side and the PVCCH pin for the high-side. (For the BD9740KN, both sides are supplied to the PVCCH pin.) In order to turn the FET on, a potential of at least 4 V must be supplied to the PVCCL pin, and a potential of at least, DRAINH pin voltage + 4 V, must be supplied to the PVCCH pin.

Note:

- The breakdown voltage for the PVCCL and PVCCH pins is 15 V. For applications that with voltages exceeding 15 V, add a zener diode, or other components, to provide overvoltage protection.
- Shorting the DRAINH pin with the ground, while a charge remains in the output capacitor, may cause unexpected current flow, resulting in damage to the IC. Add an external protective diode for applications where this possibility exists.

#### Block diagram and application circuit (BD9739KN)




Fig. 2 BD9739KN Application Circuit

#### Block diagram and application circuit (2) BD9740KN




Fig. 3 BD9740KN Application Circuit

#### BD9739KN Pin No.

| Pin No.  | Pin name    | Pin No.              | Pin name    | Pin No.           | Pin name         |
|----------|-------------|----------------------|-------------|-------------------|------------------|
| 61       | VBAT        | 60                   | OUT1B       | 44,36             | NON5,7           |
| 29       | VCC         | 4,5,12,13            | DRAIN2,3H   | 28                | SS1              |
| 54       | PVCC        | 6,7,10,11            | DRAIN2,3L   | 25                | SS23             |
| 14       | PVCCH       | 55                   | OUT1M       | 34                | RT               |
| 59       | PVCCL       | 56                   | OUT1S       | 33                | СТ               |
| 8,9,57   | PGND23,PGND | 35                   | VREF        | 32                | SCP              |
| 42       | GND         | 43                   | DTC 5       | 1,64              | UDSEL1,5         |
| 30       | VREGA       | 26,24,21,47,46,41,39 | FB 1~7      | 15,16,17,18,19,20 | STB 1,23,4,5,6,7 |
| 51,52,53 | OUT4,5,6    | 27,23,22,48,45,40    | INV 1~6     | 50,2,62           | SWIN4,6,7        |
| 58       | OUT7B       | 37,38                | INV7I,INV7V | 31,49,3,63        | SWOUT 1,4,6,7    |

#### BD9740KN Pin No.

| Pin No.        | Pin name     | Pin No.              | Pin name  | Pin No.     | Pin name      |
|----------------|--------------|----------------------|-----------|-------------|---------------|
| 4              | VBAT         | 44                   | MAIN2     | 30,37       | NON6,NON7     |
| 21             | VCC          | 43                   | SUB2      | 17          | SS1           |
| 46             | PVCC         | 5                    | OUT1B     | 23          | RT            |
| 10             | PVCCH        | 9                    | DRAIN4H   | 24          | CT            |
| 42             | PGND         | 8                    | DRAIN4L   | 25          | SCP           |
| 6,7            | PGND4        | 20                   | VREF      | 1           | UDSEL12       |
| 31             | GND          | 3,38,39              | DTC 5~7   | 2           | UDSEL3        |
| 22             | VREGA        | 16,18,27,28,32,35,36 | FB 1~7    | 11,12,13,14 | STB1,234,56,7 |
| 40,41,45,47,48 | OUT1,3,5,6,7 | 15,19,26,29,33,34    | INV 1~5,7 |             |               |

#### Block diagram explanation and setting peripheral IC components

1. Voltage reference (VREF)

VREF is the reference voltage source of 1.0V output voltage.

Connect a capacitor to prevent oscillation. Set the capacitance from 1.0 µF to 10 µF.

#### 2. REGA

REGA and REGD are regulators with output voltages of 2.5 V. REGA is used as the power supply for the IC's internal blocks. Connect a capacitor to prevent oscillation. Set the capacitance from 4.7  $\mu$  to 10  $\mu$ F.

3. UDSEL

To enable step-up mode, connect VCC to the UDSEL pin. To enable step-up mode connect 0V to the UDSEL pin. When using the startup circuit, set the pin to step-up mode. Because the pin uses COMS inverter input, you must connect the pin to either GND or VCC in order to prevent undefined input.

4. On/off logic

The voltage applied to the STB pins can be controlled whether each channel is on or off.

CH1, CH4, and CH5 can be controlled independently, while CH2 and CH3 can be controlled simultaneously.

Applying a voltage of over 2 V turns on the corresponding channel(s), while leaving the pin open or applying 0 V turns off the corresponding channel(s).

Turning off all channels causes the IC to be in a standby state.

Each pin is connected to GND by a 400 k $\Omega$  pull-down resistor.

5. Setting the short protection detection time

The detection time can be set when the capacitor is connected to the SCP pin.

When the detection time is reached, the latch circuit operates, turning off the output for all channels.

To reset the latch circuit, turn all STB pins off, and then back on again.

Detection time (sec) = CSCP × VTSC / ISCP

(CSCP: capacitance; VTSC: SCP pin detection voltage, ISCP: SCP pin source current)

\*Set the capacitor that is connected to the SCP pin from 0.001  $\mu$ F to 2.2  $\mu$ F.

6. Setting the oscillating frequency

The oscillating frequency can be set by connecting the resistance value to the RT pin and connecting the capacitance value to the CT pin.

Oscillating frequency = VRT / ( $CT \times RT$ ) (Unit: Hz)

\*Set the resistance value, connected to the RT pin, from 4.7 k\Omega to 30 k\Omega

\*Set the capacitance value, connected to the CT pin, from 100 pF to 10,000 pF.

(VRT: RT pin voltage; CT: OSC timing capacitance; RT: OSC timing resistance)






Fig. 4 Oscillating Frequency Versus RT Pin Resistance





7. Startup channel soft-start operation

The startup channel's soft start can be controlled by the capacitor connected to the SS1 pin. Times can be determined with the following equation:

Startup time (sec) = (VSS / ISS)  $\times$  CSS

(VSS = SS pin voltage [= 0.7 V], ISS = soft start charge current [= approximately 2.0 μA]; CSS = capacitor capacitance) Example: When CSS = 0.01 μF, startup time = 0.7 / (2.0 ×10-6) × (0.01 × 10-6) = 3.5 ms \*Set the capacitance value, connected to the SS1 pin, from 0.001 μF to 2.2 μF.





Fig. 6 Startup Channel Startup Waveform (Reference Data)



#### 8. SWOUT1 pin (BD9734KN/BD9738KN/BD9739KN) To prevent current from flowing from VOUT1 to the feedback resistor, during standby operation, connect the ground side of

- CH1's feedback resistor to SWOUT1.
- Soft start operation depending on SS pins (BD9739KN) Soft start operation for CH2 and CH3 can be controlled by the capacitor connected to the SS23 pins.

Times can be determined with the following equation:Startup time (sec) = (VSS / ISS) × CSS23 (VSS: SS pin voltage [= 1.0 V]; ISS: soft start charge current [= approximately 10  $\mu$ A]; CSS: capacitance) \*Startup of CH2 begins when CH3 output reaches approximately 70%.

\*Set the capacitance value, connected to each SS23 pin, from 0.005  $\mu$ F to 1.0  $\mu$ F.




Fig. 8 DTC External Setting Circuit

10. Setting MAX DUTY

The DTC voltage is determined by the internal R1 and R2 resistance values. The DTC voltage can be changed by connecting resistance values that are from 1 to 2 digits smaller than the internal R1 (30 k $\Omega$ ) and R2 (93 k $\Omega$ ) resistors, to the RA and RB pins.

\*The resistors connected to the RA and RB pins should be at least 5 k $\Omega$ . Avoid shorting the VREGA and DTC pins.

\*When VCC falls to 2.8 V or below, a protection circuit will operate to limit MAX DUTY in order to prevent the IC from malfunctioning when VREGA (the internal circuit power supply) drops.

11. Soft start operation triggered by the DTC pin

Soft start operation can be set by connecting a capacitor to the DTC pin. Setting the STBY pin to high will cause the capacitor connected to the DTC pin to be charged by the internal pull-up resistor. Startup will begin when this voltage reaches the minimum voltage of the CT pin's triangular waveform.

Startup will begin when this voltage reaches the minimum voltage of the CT pin's triangular wave \*Set the capacitance connected to each DTC pin to 10 µF or less.

 12. Internal soft start operation Soft start times are set internally for CH4, CH6, and CH7 (BD9739KN); and CH2 to CH4 (BD9740KN). BD9739KN CH4, 6, 7: 2.7 ms BD9740KN CH2 to CH4: 3.6 ms (Soft start operation of CH2 and CH3 is delayed until CH4 reaches approximately 80%.)

- 13. Setting the error amp feedback resistance
  - (1) Feedback resistance order (BD9739KN, BD9740KN)
    - Error amp differential input is formed by a PNP transistor, with the base current of this input flowing into the lower voltage divider resistor. In the worst case, this current may reach 0.2  $\mu$ A. For this reason, when the resistance of the lower resistor is increased, the base current may cause an error in the output voltage. For example, resistance values of 40 k $\Omega$ , 20 k $\Omega$ , and 10 k $\Omega$  result in errors of 1%, 0.5%, and 0.25%, respectively. Refer to these values when setting the resistance value.
  - (2) Setting the inverted channel (BD9739KN, BD9740KN)

For the BD9739KN, connect the CH5 error amp reference voltage (INV5) to the ground. For the BD9740KN, the CH6 error amp reference voltage is grounded internally. \*It is recommended to use a 10 k $\Omega$  resistor between VREF and CH5 output. Use a resistance value from 5 k $\Omega$  to 20 k $\Omega$ .

#### ●I/O Equivalent circuit diagrams




Fig. 9 I/O Equivalent Circuit Diagrams (1)




Fig. 10 I/O Equivalent Circuit Diagrams (2)

#### Notes for use

1) Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

2) Reverse polarity connection of the power supply

Connecting the of power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

3) Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, note that capacitance characteristic values are reduced at low temperatures.

4) GND voltage

Ground-GND potential should maintain at the minimum ground voltage level. Furthermore, no terminals should be lower than the GND potential voltage including an electric transients.

- 5) Thermal design Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.
- 6) Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if positive and ground power supply terminals are reversed. The IC may also be damaged if pins are shorted together or are shorted to other circuit's power lines.

- Operation in a strong electromagnetic field Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.
- 8) ASO

When using the IC, set the output transistor so that it does not exceed absolute maximum ratings or ASO.

9) Thermal shutdown circuit (TSD circuit)

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent runaway thermal operation. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.

- 10) Capacitors connected between output and ground pins If a large capacitance value is connected between the output and ground pins, and if the VCC falls to 0 V or becomes shorted with the ground pin, the current stored in the capacitor may flow to the output pin. This can cause damage to the IC. Set capacitors connected between the output and ground pins to values that fall within the recommended range.
- 11) Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to, or removing it from a jig or fixture, during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting and storing the IC.

12) Regarding input pin of the IC (Fig 11)

This monolithic IC contains  $P^+$  isolation and P substrate layers between adjacent elements to keep them isolated. P–N junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

When GND > Pin A and GND > Pin B, the P–N junction operates as a parasitic diode.

When Pin B > GND > Pin A, the P–N junction operates as a parasitic transistor.

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.

#### 13) Ground wiring patterns

The power supply and ground lines must be as short and thick as possible to reduce line impedance. Fluctuating voltage on the power ground line may damage the device.

14) STB pin voltage

Set the STB pin voltage to 0.3 V or lower when setting channels to a standby state, or to 2.0 V or higher when setting channels to an operational state. Do not lengthen transition times or fix the STB pin voltage to values higher than 0.3 V or lower than 2.0 V. Doing so may cause the IC to malfunction.

15) Common supply voltage

Use a common supply voltage for both the driver block and the main block. The IC is not compatible with applications requiring the driver block to be used while applying user-selected voltages.

16) Setting the MAX DUTY

MAX DUTY limitations may not operate when using the IC at high frequencies. When using the IC in such applications, allow for sufficient margins when setting external components.






Fig. 11 Example of Simple Bipolar IC Architecture


#### Ordering part number



#### UQFN64



#### UQFN48



## Notice

#### Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

| JAPAN  | USA EU  |            | CHINA  |
|--------|---------|------------|--------|
| CLASSⅢ | CLASSⅢ  | CLASS II b |        |
| CLASSⅣ | CLASSII | CLASSⅢ     | CLASSⅢ |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.