

September 2011

FAB3102 2.0 Watt Class-D Audio Amplifier with Integrated Boost Regulator and Automatic Gain Control

Features

- High Output, High-Efficiency, Class-D Mono Speaker Amplifier
- Low EMI Design Allows Filterless Operation
- High Noise Rejection Using Differential Audio Inputs
- High-Efficiency Boost Regulator Provides Higher Output Power Over Battery Voltages
- Boost Shutdown at Lower Output Power Increases Efficiency and Reduces Quiescent Current Consumption
- Automatic Gain Control (AGC) Monitors Battery Voltage and Dynamically Adjusts Gain, Extending Battery Runtime
- Short-Circuit Protection
- Low-Voltage Shutdown
- Click and Pop Suppression
- Available in 12-Bump WLCSP

Description

The FAB3102 is a mono, Class-D, boosted audio amplifier with differential audio inputs.

An integrated boost regulator allows for high output power over a power supply range of 2.5V to 5.2V. At low output power, the boost regulator automatically shuts down for greater efficiency and lower quiescent current consumption.

Automatic Gain Control (AGC) reduces gain when the power supply voltage is low to limit maximum current consumption.




Figure 1. Typical Application Circuit

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAB3102UCX	-40°C to +85°C	12-Bump, 0.5mm Pitch, Wafer-Level Chip-Scale Package (WLCSP)	3000 Units on Tape & Reel

1

Pin Configuration




Figure 2. 12-Bbump, 0.5mm Pitch WLCSP, Top View

Pin Definitions

WLCSP	Name	Туре	Description		
B1	OUT+	Output	Positive audio output		
C1	OUT-	Output	Negative audio output		
C3	IN+	Analog input	Positive audio input		
D3	IN-	Analog input	Negative audio input		
C2	EN	CMOS input	Shutdown signal for boost regulator and amplifier: VBATT=enabled, PGND=shutdown (internal 300KΩ pull-down)		
B2	AGCT	Analog input	AGC trip point setting		
В3	VBATT	Power	Supply voltage		
A2	SW	Power	Boost regulator switching node		
A1	PVDD	Power	Boost regulator output		
А3	BGND	Ground	Boost regulator ground – connect to PGND and AGND with a ground plane.		
D1	PGND	Ground	Power ground – connect to BGND and AGND with a ground plane.		
D2	AGND	Ground	Analog ground – connect to BGND and PGND with a ground plane.		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{BATT}	Voltage on VBATT Pin	-0.3	6.0	V
V _{OUT}	Voltage on OUT-, OUT+ Pin	-0.3	V _{BSTOUT} + 0.3	V
V _{IN}	Voltage on SW, IN-, IN+, EN, AGCT Pin	-0.3	V _{BATT} + 0.3	V
P _D	Power Dissipation		Internally Limited	

Dissipation Ratings

Symbol	Parameter		Тур.	Max.	Unit
TJ	Junction Temperature			150	°C
T _{STG}	Storage Temperature Range			150	°C
TL	Lead Temperature (Soldering, 10s)			300	°C
Θ_{JA}	Thermal Resistance, JEDEC Standard, Multilayer Test Boards, Still Air		77		°C/W

Electrostatic Discharge Protection

Symbol	Parameter	Condition	Level	Unit
	Human Body Model (HBM)	EIA/JESD22-A114	±3	KV
ESD	Charged Device Model (CDM)	According to "EIA/JESD22-C101 Level III" Compatible with "IEC61340-3-3 Level C4" or "ESD-STM5.3.1-1999 Level C4"	±1	KV

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T _A	Operating Temperature Range	-40		85	°C
V_{BATT}	V _{BATT} Supply Voltage Range	2.5		5.2	V
L _{SW}	Inductor (at Peak Inductor Current: 1.5A) ⁽¹⁾	1.4	2.2		μH
C _{VBATT}	VBATT Capacitor ⁽¹⁾	2.0	10.0		μF
C _{PVDD}	PVDD Capacitor ⁽¹⁾	6.8	22.0		μF
C _{AGCT}	Capacitive Load on AGCT			10	pF
RL	Load Resistance	3.5			Ω

Note:

1. Minimum passive component values include temperature, tolerance, and aging.

Electrical Characteristics

Unless otherwise noted: AGCT=GND, R_L =8 Ω + 33 μ H, f=1KHz, and audio measurement bandwidth=22Hz to 20KHz (AES17). Typical values are at V_{BATT} =3.6V, T_A =25 $^{\circ}$ C, with typical external component values. Minimum and maximum values are at V_{BATT} =2.5V to 5.2V, T_A =-40 $^{\circ}$ C to 85 $^{\circ}$ C, with minimum external component values.

Symbol	Parameter	Co	nditi	ons	Min.	Тур.	Max.	Unit	
I _{DD}	Quiescent Current	Inputs AC Grounded, R _L =Open, EN=HIGH		With Class-D Edge Rate Control		3.1		mA	
טטי	Quiosoni Gunoni	THE OPOIN, ENTITION	Without Class-D Edge Rate Control			2.7		1117 (
I _{SD}	Shutdown Current	EN=PGND, Inputs AC T _A =25°C	Grou	nded, V _{BATT} =3.6V,		0.1	2	μA	
t _{WU}	Wake-Up Time	From LOW to HIGH E Operation	N Tra	nsition to Full		5	12	ms	
f _{SW(AMP)}	Class D Switching Frequency					300		KHz	
Vos	Differential Output Offset Voltage	Inputs AC Grounded				1.67	5.00	mV	
Av	Gain	AGC Inactive			9.5	10	10.5	V/V	
Б	Lancet Desigtance	Gain=10V/V	Diffe	erential	24	30	36	140	
R_{IN}	Input Resistance	(AGC Inactive)	Sing	le-Ended	12	15	18	ΚΩ	
R _{STD}	Single-Ended Input Impedance During Shutdown	EN=PGND, AC-Coupled Inputs, V _{INx} < 2V _{rms} per Input		80			ΚΩ		
V _{STD}	Maximum Single-Ended Input Voltage Swing During Shutdown	EN=PGND, AC-Coupled Inputs		2			V _{rms}		
	THD+N Added to Audio Signal at Inputs During Shutdown	EN=PGND, AC-Coupled Inputs, Source Impedance < 1Ω				0.02	%		
		f=300Hz, P _{OUT} =100m\	W			0.03			
		f=1KHz, P _{OUT} =100mW	V			0.03			
	Tabalia and Carlo Carlo	f=10KHz, P _{OUT} =100m\	W			0.20			
THD+N	Total Harmonic Distortion Plus Noise	f=300Hz, P _{OUT} =1W				0.03		%	
1112111		f=1KHz, P _{OUT} =1W				0.03			
		f=10KHz, P _{OUT} =1W				0.20			
		f=300Hz to 10KHz, P_C V_{BATT} =3.6V, T_A =25°C	_{DUT} =10	mW to 1.7W,			1.00		
			R _L =	8Ω+33µH, T _A =25°C	1.7				
		THD+N ≤ 1%,	R _L =4Ω+33μH, T _A =25°C		2.0			5)	
P _O Outp	Output Power $ \begin{array}{ll} \text{F=300Hz to 10KHz,} \\ \text{V}_{\text{BATT}} \geq 3.6 \text{V} \end{array} $	f=300Hz to 10KHz,	R _L =	8Ω+33µH, T _A =-40°C 5°C	1.7		1	W	
			R _L =	4Ω+33μH, T _A =-40°C 5°C	1.9				
I _{DLMT}	Class-D Output Current Limit					1.4		Α	

Continued on the following page...

Electrical Characteristics

Unless otherwise noted: AGCT=GND, R_L =8 Ω + 33 μ H, f=1KHz, and audio measurement bandwidth=22Hz to 20KHz (AES17). Typical values are at V_{BATT} =3.6V, T_A =25°C, with typical external component values. Minimum and maximum values are at V_{BATT} =2.5V to 5.2V, T_A =-40°C to 85°C, with minimum external component values.

Symbol	Parameter	Cor	nditions	Min.	Тур.	Max.	Unit
		Inputs Shorted, AC Grounded, Input	f _{RIPPLE} =1KHz, Boost Enabled		85		
PSRR	Power Supply Rejection	Referred; V _{RIPPLE} =200mV _{P-P}	f _{RIPPLE} =217Hz, Boost Enabled		88		dB
FORK	Ratio	Square Centered Around V _{BATT} =3.8V,	f _{RIPPLE} =1KHz, Boost Bypassed		77		ub
		50% Duty Cycle, 10μs Rise/Fall Time	f _{RIPPLE} =217Hz, Boost Bypassed		70		
OMDD	Common Mode Rejection	V _{RIPPLE} =200m V _{P-P} Square, 50% Duty Cycle, 10µs Rise/Fall	f _{RIPPLE} =1KHz		55		40
CMRR	Ratio	Time, Inputs Shorted and AC-Coupled to VRIPPLE	f _{RIPPLE} =217Hz		51		dB
V_{BIAS}	IN+, IN- Bias Voltage				1.2		V
	Efficiency with Class-D	R _L =8Ω+33μH, P _{OUT} =1.	7W		73		
	Edge Rate Control	$R_L=4\Omega+33\mu H, P_{OUT}=2.$	4W		67		%
η	Efficiency without Class-	R _L =8Ω+33μH, P _{OUT} =1.	7W		74		70
	D Edge Rate Control	R _L =4Ω+33μH, P _{OUT} =2.	4W		68		
		P _{OUT} =1.7W, R _L =8Ω+33	βμΗ, A-Weighted		96		
CND	Cianal Ta Naisa Datia	P_{OUT} =1.7W, R_L =8Ω +33μH, Unweighted P_{OUT} =2.0W, R_L =4Ω +33μH, A-Weighted			94		40
SNR	Signal-To-Noise Ratio				94		dB
		P _{OUT} =2.0W, R _L =4Ω +3	3μH, Unweighted		91		
	Output Noice	A-Weighted			59		/
e _n	Output Noise	Unweighted			76		μV_{rms}
T _{STD}	Thermal Shutdown	Junction Temperature			165		°C
T_{HYS}	Thermal Shutdown Hysteresis	Junction Temperature			25		°C
V_{ULVO}	V _{BATT} Under-Voltage Shutdown			1.8	2.1	2.3	V
V _{HYS}	V _{BATT} Under-Voltage Hysteresis	T _A =25°C			120	300	mV
f _{SW(REG)}	Boost Converter Switching Frequency	P _{OUT} =1.7W			1.2		MHz
I _{LIMIT(SU)}	Boost Converter Inrush Current Limit	PV_{DD} Rising from 0V to V_{BATT} , C_{PVDD} =22 μ F				600	mA
t _{INRUSH}	Boost Converter Inrush Time	PV _{DD} Rising from 0V to	V _{BATT} , C _{PVDD} =22µF			1000	μS

Continued on the following page...

Electrical Characteristics

Unless otherwise noted: AGCT=GND, R_L =8 Ω + 33 μ H, f=1KHz, and audio measurement bandwidth=22Hz to 20KHz (AES17). Typical values are at V_{BATT} =3.6V, T_A =25 $^{\circ}$ C, with typical external component values. Minimum and maximum values are at V_{BATT} =2.5V to 5.2V, T_A =-40 $^{\circ}$ C to 85 $^{\circ}$ C, with minimum external component values.

Symbol	Parameter	Cond	litions	Min.	Тур.	Max.	Unit
I _{BST}	Auto Boost Startup Current Limit	PV _{DD} Rising from V _{BATT} t	o 5.6V, C _{PVDD} =22µF			2000	mA
t _{BSTSRT}	Auto Boost Startup Time	PV_{DD} Rising from V_{BATT} t V_{BATT} =3.6V, T_A =25°C	o 5.6V, C _{PVDD} =22μF,			200	μs
	Auto Boost Startup Current Ramp Rate	PV_{DD} Rising from V_{BATT} t V_{BATT} =3.6V, T_A =25°C	o 5.6V, C _{PVDD} =22μF,		15		mA/µs
I _{BOOST}	Boost Converter Peak Input Current Limit	Open-Loop Limit, V _{BATT} =	3.6V, T _A =25°C	1100	1600	2100	mA
V _{BSTOUT}	Boost Converter Output Voltage	V _{BATT} =3.6V, T _A =25°C		5.55	5.65	5.75	V
V _{BSTSTD}	Auto Boost Shutdown Threshold Voltage				2		V_{pk}
t _{HOLD}	Auto Boost Shutdown Hold Time				125		ms
		AGCT=Floating		3.190	3.250	3.283	
V_{AGC}	AGC Trip Point	AGCT=GND		3.480	3.550	3.586	V
		AGCT=VBATT		3.680	3.750	3.788	
		AGCT=GND,	V _{BATT} =3.4V		0.79		
	Output Power with AGC	V _{IN} =0.4V _{pk} , 1KHz Sine Wave	V _{BATT} =3.0V		0.45		W
t _A	AGC Attack Time				20		μs/ dB
t _R	AGC Release Time				1600		ms/dB
	AGC Step Size				0.5		dB
	AGC Maximum Attenuation				10		dB
V _{IH}	EN Logic Input High Voltage			1.1			V
V _{IL}	EN Logic Input Low Voltage					0.45	٧
C _{IN}	EN Capacitance				10		pF
R _{PD}	EN Pull-Down Resistance				300		ΚΩ

Typical Performance Characteristics

Unless otherwise noted: AGCT = GND, R_L = 8Ω + 33μ H, f = 1KHz, audio measurement bandwidth 22Hz to 20KHz (AES17), V_{BATT} = 3.6V, T_A = 25°C, typical external component values.




Figure 3. Quiescent Supply Current vs. Supply Voltage

Figure 4. A-Weighted Output Noise vs. Frequency




Figure 5. Total Harmonic Distortion + Noise vs. Output Power

Figure 6. Total Harmonic Distortion + Noise vs. Frequency





Figure 7. Supply Current vs. Output Power

Figure 8. Efficiency vs. Output Power

Typical Performance Characteristics

Unless otherwise noted: AGCT = GND, R_L = 8Ω + $33\mu H$, f = 1KHz, audio measurement bandwidth 22Hz to 20KHz (AES17), V_{BATT} = 3.6V, T_A = 25°C, typical external component values.







Figure 9. Supply Current vs. Output Power

Figure 10. Efficiency vs. Output Power







Figure 11. Supply Current vs. Output Power

Figure 12. Efficiency vs. Output Power






Figure 13. Supply Current vs. Output Power

Figure 14. Efficiency vs. Output Power

100

Typical Performance Characteristics

Unless otherwise noted: AGCT = GND, R_L = 8Ω + 33μ H, f = 1KHz, audio measurement bandwidth 22Hz to 20KHz (AES17), V_{BATT} = 3.6V, T_A = 25°C, typical external component values.




Figure 15. Supply Current vs. Output Power

Figure 16. Efficiency vs. Output Power




Figure 17. Supply Current vs. Output Power

Figure 18. Efficiency vs. Output Power

Detailed Description

Signal Path

The FAB3102 features a fully differential signal path for noise rejection. The low-EMI design allows the OUT+ and OUT- pins to be connected directly to a speaker without an output filter.

The input section includes an 80KHz low-pass filter for removing out-of-band noise from audio sources, such as sigma delta DACs.

Shutdown

If EN is grounded, the Class-D amplifier and the boost regulator are turned off. IN+ and IN- are high impedance. Audio signals present at IN+ and IN- with amplitude less than the maximum differential input voltage swing are not distorted by the FAB3102 (see electrical characteristics).

When EN transitions from LOW to HIGH, during the wake-up time (see Electrical Characteristics) the FAB3102 charges the input DC blocking capacitors to the Common Mode voltage before enabling the Class-D amplifier. To minimize click and pop during turn-on, audio signals should not be present during the wake-up period. Other devices that are connected to the same input signal, if not muted, may experience a pop due to this capacitor charging.

There is no limitation on the length of shutdown. Remaining charge on the PVDD capacitor at startup (for example, if EN is LOW for only a short period) does not affect startup behavior.

The EN pin has an internal 300KΩ pull-down resistor.

EN must be LOW when V_{BATT} is lower than the V_{BATT} under-voltage shutdown voltage (see Electrical Characteristics). EN must remain LOW for at least 100µs after V_{BATT} rises above the V_{BATT} under-voltage shutdown voltage.

Class-D Amplifier Over-Current Protection

If the output current of the Class-D amplifier exceeds limits (see the Electrical Characteristics), the amplifier is disabled for approximately one second. (Other systems, such as the boost regulator and AGC, remain active.) After one second, the amplifier is re-enabled. If the fault condition still exists, the amplifier is disabled again. This cycle repeats until the fault condition is removed.

Low EMI

To minimize EMI, edge rate control for the boost regulator and Class-D amplifier can be employed.

The boost regulator's rise and fall times are set to 20ns per transition by default. For devices with 10ns boost edge rates or disabled boost regulator edge-rate control, contact a Fairchild Representative. This is a factory option that cannot be changed in the application.

The Class-D amplifier's edge rate control is disabled by default. For devices with 20ns Class-D edge rates, contact a Fairchild Representative. This is a factory option that cannot be changed in the application.

Automatic Boost Shutdown

Automatic boost shutdown changes the Class-D amplifier supply voltage as a function of audio output level. At audio output levels above $2V_{pk},$ the boost converter generates 5.65V from the input battery voltage. If the output level is below $2V_{pk}$ for more than 125ms, the boost converter is switched off and the Class-D amplifier is supplied directly from the battery. As a result, efficiency is improved at low audio output levels and quiescent current consumption is reduced.




Figure 19 shows an example of an auto boost startup event. At first, the boost converter is off and PVDD is the same voltage as VBATT. At 20µs, a large audio signal is presented at the inputs, which causes the boost converter to start up. From 20µs to 120µs, battery current is ramped up from 0A to the auto boost startup current Limit of 1.5A for the duration of the auto boost startup time. The auto boost startup current ramp rate is 15mA/µs. These limits are enforced to avoid sudden current draw spikes from the battery.

At 120 μ s, after the auto boost startup time, the ramp is released and battery current falls to a level capable of sustaining the speaker amplifier's outputs. At 160 μ s, the input signal begins to rise, which increases battery current. At 180 μ s, the boost converter peak input current limit is enforced and battery current levels off, which causes PV_{DD} to droop.

The boost regulator should not be used to drive any loads other than the Class-D amplifier.

Automatic Gain Control

Due to constant output power, the amount of VBATT current needed to maintain a given output amplitude is inversely proportional to VBATT voltage. This produces very large current requirements at low VBATT. The AGC eases low-VBATT current demands by reducing the gain when VBATT voltage drops below a trip point. One of three different trip points may be selected by shorting AGCT to VBATT, shorting AGCT to PGND, or floating AGCT (see Electrical Characteristics).

The trip point is determined upon power-on and when EN transitions from LOW to HIGH. If AGCT is changed during operation, the new value is not read until power or EN is cycled.

When V_{BATT} is above the trip point, the AGC has no effect on the signal path.

When V_{BATT} is at or below the trip point, target gain is reduced in 0.5dB steps according to the equation:

 $G_{t \arg et} = G_I - S_L G_I \left(\frac{V_T - V_{batt}}{V_{out \max}} \right)$ (1)

where:

 G_I = Initial Gain (10V/V);

 $S_L = 3V/V \text{ Slope};$

 $V_{OUTMAX} = 5.2V;$


 V_T = AGC Trip Point Set by the AGCT Pin; and

 V_{BATT} = Voltage at the VBATT Pin.

Target gain can be reduced by as much as 10dB.

Note that the state of auto boost shutdown has no effect on the AGC.


Figure 20 shows target gain vs. battery voltage.



Line Color	AGCT Configuration	AGC Trip Point (V)
Red	Float	3.25
Green	Ground	3.55
Blue	V_{BATT}	3.75

Figure 20. Target Gain vs. Battery Voltage


Figure 21 is similar to Figure 20 except that the target gain is expressed in dB rather than V/V.



Line Color	AGCT Configuration	AGC Trip Point (V)
Red	Float	3.25
Green	Ground	3.55
Blue	V _{RATT}	3.75

Figure 21. Target Gain vs. Battery Voltage


Figure 22 shows examples of peak output voltage vs. battery voltage.



Line Color	AGCT Configuration	AGC Trip Point (V)	Input Voltage (V _{pk})
Red	Float	3.25	0.4
Green	Ground	3.55	0.4
Blue	V_{BATT}	3.75	0.4
Magenta	Float	3.25	0.3
Cyan	Ground	3.55	0.3
Black	V_{BATT}	3.75	0.3

Figure 22. Output Voltage vs. Battery Voltage

Figure 23 shows examples of output power vs. battery voltage with a $0.4V_{pk}$ sinusoidal input signal.



Line Color	AGCT Configuration	AGC Trip Point (V)	Input Voltage (V _{pk})
Red	Float	3.25	0.4
Green	Ground	3.55	0.4
Blue	V_{BATT}	3.75	0.4
Magenta	Float	3.25	0.3
Cyan	Ground	3.55	0.3
Black	Vratt	3 75	0.3

Figure 23. Output Power vs. Battery Voltage Examples (V_{IN}=0.4V_{pk} Sine)

The speed at which gain can change is limited (see Electrical Characteristics); therefore, the actual gain may lag the target gain if V_{BATT} voltage changes quickly.

Figure 24 and Figure 25 show examples of AGC changes over time. In these examples, AGCT is grounded, so the AGC trip point is 3.55V.

- 1. Initially, V_{BATT} is 3.6V and gain is 10V/V (20dB).
- 2. A narrow V_{BATT} drop of less than 2 μ s is ignored by the AGC.
- 3. The next V_{BATT} drop lasts longer and the AGC is tripped. The initial 0.5dB gain reduction occurs 3.9 μ s after V_{BATT} crosses below the 3.55V trip point.

- 4. V_{BATT} is now 3.1V, so target gain is $10V/V 3V/V \times 10V/V \times [(3.55V 3.1V) / 5.2V] = 7.40V/V = 17.4dB.$
- 5. Gain continues to drop by 0.5dB every 10µs until it is below the target gain, where it settles at 17.0dB.
- When V_{BATT} rises above the trip point, gain increases by 0.5dB. If more than 800ms has passed since the last gain change, gain rises immediately as shown in Figure 24. Otherwise, gain does not rise until after 800ms has passed, as shown in Figure 25.
- While V_{BATT} remains above the trip point, gain continues to increase by 0.5dB every 800ms until it returns to 20dB.




Figure 24. AGC Changes vs. Time, Example 1




Figure 25. AGC Changes vs. Time, Example 2

The intent of the AGC circuitry is to limit current draw from the battery to extend runtime. This is particularly important for handsets that incorporate advanced shutdown algorithms that measure battery voltage. The AGC circuit dynamically adjusts the amplifier gain depending on the trip point used. Even though the amplifier gain is reduced in response to lower battery

voltages, two conditions result in continued higher current draw: 1) the handset volume is turned up in an attempt to maintain the same loudness, or 2) the input signal is increased. If one or both of these conditions exist, even though the amplifier gain is reduced in response to lower battery voltage, current draw remains elevated, eventually resulting in handset shutdown.

Applications Information

Layout Considerations

General layout and supply bypassing play a major role in analog performance and thermal characteristics. Fairchild offers an evaluation board to guide layout and aid device evaluation. Following this layout configuration provides optimum performance for the device. For best results, follow the steps and recommended routing rules listed below.

Recommended Routing/Layout Rules

- Do not run analog and digital signals in parallel.
- Traces must run on top of the ground plane.
- Avoid routing at 90° angles.
- Place bypass capacitors within 2.54mm (0.1 inches) of the device power pin.
- Minimize all trace lengths to reduce series inductance.
- Connect BGND, PGND, and AGND together using a single ground plane.






Figure 26. Recommended PCB Layout

Table 1 – Recommended Passive Components


Component	Vendor	Part Number	Value
L _{SW}	Murata	LQM2HPN2R2NJCL	2.2µH
C _{PVDD}	Murata	GRM21AR60J226UE80K	22μF
C _{VBATT}	Murata	GRM188R60J106UE82J	10μF


Physical Dimensions






RECOMMENDED LAND PATTERN (NSMD)





SIDE VIEWS



NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- F FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
 - G. DRAWING FILNAME: MKT-UC012AErev1

Figure 27. 12-Ball WLCSP, 3x4 Array, 0.5mm Pitch, 250µm Ball

Product Dimensions

Product	D	E	X	Υ
FAB3102UCX	1.86mm	1.44mm	0.22mm	0.18mm

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent version. Package specifications do not expand Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductors online packaging area for the most recent packaging drawings and tape and reel specifications. http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2CoolTM
AccuPowerTM
Auto-SPMTM
AX-CAP^{TM*}
BitSiC[®]
Build it NowTM
CorePLUSTM
CROSSVOL^{TTM}
CTLTM

CTL
Current Transfer Logic
DEUXPEED®
Dual Cool
EcosPARK®
EfficientMax
ESBC
®

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™

FPS™ F-PFS™ FRFET®

Global Power ResourceSM Green FPSTM Green FPSTM e-SeriesTM G*max*TM

GTO™ IntelliMAX™ ISOPLANAR™ Making Small S

Making Small Speakers Sound Louder

and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak™
MicroPak™
MillerDrive™
MotionMax™
Motion € PDM™

MotionMaxTM
Motion-SPMTM
mWSaverTM
OptoHiTTM
OPTOLOGIC[®]
OPTOPLANAR[®]

PDP SPM™
Power-SPM™
PowerTrench®
PowerXS™

Programmable Active Droop™

QFET® QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalVise™
SmartMax™
SMART START™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3

SuperSOT™8
SuperSOT™8
SuperMOS®
SyncFET™
Sync-Lock™

SYSTEM
GENERAL®*

The Power Franchise®



TinyCalc™
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPVM™
TinyVVre™
TranSic®
TriFault Detect™

TriFault Detect™
TRUECURRENT®*

µSerDes™

UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

DISCLAIMER

FlashWriter®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a)
 are intended for surgical implant into the body or (b) support or
 sustain life, and (c) whose failure to perform when properly used in
 accordance with instructions for use provided in the labeling, can be
 reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Jenna VI Terms		
Product Status	Definition	
Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.	
Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.	
	Formative / In Design First Production Full Production	

Rev. 157

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.