

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# **PDTA114T series**

PNP resistor-equipped transistors; R1 = 10 k $\Omega$ , R2 = open Rev. 07 — 20 April 2007 Product data s

Product data sheet

### **Product profile**

### 1.1 General description

PNP Resistor-Equipped Transistors (RET) family in small plastic packages.

Table 1. **Product overview** 

Type number	Package	NPN complement		
	NXP	JEITA	JEDEC	
PDTA114TE	SOT416	SC-75	-	PDTC114TE
PDTA114TK	SOT346	SC-59A	TO-236	PDTC114TK
PDTA114TM	SOT883	SC-101	-	PDTC114TM
PDTA114TS[1]	SOT54	SC-43A	TO-92	PDTC114TS
PDTA114TT	SOT23	-	TO-236AB	PDTC114TT
PDTA114TU	SOT323	SC-70	-	PDTC114TU

<sup>[1]</sup> Also available in SOT54A and SOT54 variant packages (see Section 2).

### 1.2 Features

- 100 mA output current capability
- Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs

### 1.3 Applications

- Digital applications
- Control of IC inputs

- Cost-saving alternative to BC857 series in digital applications
- Low current peripheral driver

#### 1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CEO}$	collector-emitter voltage	open base	-	-	-50	V
I <sub>O</sub>	output current		-	-	-100	mA
R1	bias resistor 1 (input)		7	10	13	kΩ



2 of 11

PNP resistor-equipped transistors; R1 = 10 k $\Omega$ , R2 = open

## 2. Pinning information

Table 3. **Pinning** Pin Description Simplified outline **Symbol** SOT54 1 input (base) output (collector) 3 GND (emitter) 006aaa217 SOT54A input (base) 2 output (collector) 3 GND (emitter) R1 001aab348 006aaa217 **SOT54** variant input (base) 2 output (collector) 3 GND (emitter) ( B -001aab447 006aaa217 SOT23; SOT323; SOT346; SOT416 input (base) 3 2 GND (emitter) 3 output (collector) 2 006aaa144 sym009 **SOT883** input (base) 2 GND (emitter) 3 output (collector) Transparent top view

## 3. Ordering information

Table 4. Ordering information

Type number	Package		
	Name	Description	Version
PDTA114TE	SC-75	plastic surface-mounted package; 3 leads	SOT416
PDTA114TK	SC-59A	plastic surface-mounted package; 3 leads	SOT346
PDTA114TM	SC-101	leadless ultra small plastic package; 3 solder lands; body 1.0 $\times$ 0.6 $\times$ 0.5 mm	SOT883
PDTA114TS[1]	SC-43A	plastic single-ended leaded (through hole) package; 3 leads	SOT54
PDTA114TT	-	plastic surface-mounted package; 3 leads	SOT23
PDTA114TU	SC-70	plastic surface-mounted package; 3 leads	SOT323

<sup>[1]</sup> Also available in SOT54A and SOT54 variant packages (see Section 2 and Section 9).

### 4. Marking

Table 5. Marking codes

Table of Historia	
Type number	Marking code <sup>[1]</sup>
PDTA114TE	11
PDTA114TK	23
PDTA114TM	DE
PDTA114TS	TA114T
PDTA114TT	*11
PDTA114TU	*23

<sup>[1] \* = -:</sup> made in Hong Kong

<sup>\* =</sup> p: made in Hong Kong

<sup>\* =</sup> t: made in Malaysia

<sup>\* =</sup> W: made in China

### 5. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CBO}$	collector-base voltage	open emitter	-	-50	V
$V_{CEO}$	collector-emitter voltage	open base	-	-50	V
$V_{EBO}$	emitter-base voltage	open collector	-	-5	V
Io	output current		-	-100	mA
I <sub>CM</sub>	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	-100	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$			
	PDTA114TE		<u>[1]</u> _	150	mW
	PDTA114TK		<u>[1]</u> _	250	mW
	PDTA114TM		[2][3]	250	mW
	PDTA114TS		<u>[1]</u> -	500	mW
	PDTA114TT		<u>[1]</u> _	250	mW
	PDTA114TU		<u>[1]</u> _	200	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-65	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

### 6. Thermal characteristics

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air				
	PDTA114TE		<u>[1]</u> _	-	833	K/W
	PDTA114TK		<u>[1]</u> _	-	500	K/W
	PDTA114TM		[2][3]	-	500	K/W
	PDTA114TS		<u>[1]</u> _	-	250	K/W
	PDTA114TT		<u>[1]</u> _	-	500	K/W
	PDTA114TU		<u>[1]</u> -	-	625	K/W

<sup>[1]</sup> Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

PDTA114T\_SER\_7

© NXP B.V. 2007. All rights reserved.

<sup>[2]</sup> Reflow soldering is the only recommended soldering method.

<sup>[3]</sup> Device mounted on an FR4 PCB with 60  $\mu m$  copper strip line, standard footprint.

<sup>[2]</sup> Reflow soldering is the only recommended soldering method.


<sup>[3]</sup> Device mounted on an FR4 PCB with 60  $\mu m$  copper strip line, standard footprint.

### 7. Characteristics

Table 8. Characteristics

 $T_{amb}$  = 25 °C unless otherwise specified.


u	•					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}$	-	-	-100	nA
I <sub>CEO</sub>	collector-emitter	$V_{CE} = -30 \text{ V}; I_{B} = 0 \text{ A}$	-	-	-1	μΑ
	cut-off current	$V_{CE} = -30 \text{ V}; I_{B} = 0 \text{ A};$ $T_{j} = 150 ^{\circ}\text{C}$	-	-	-50	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$	-	-	-100	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ mA}$	200	-	-	
$V_{CEsat}$	collector-emitter saturation voltage	$I_C = -10 \text{ mA};$ $I_B = -0.5 \text{ mA}$	-	-	-150	mV
R1	bias resistor 1 (input)		7	10	13	kΩ
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = I_e = 0 \text{ A};$ f = 1 MHz	-	-	3	pF





- (1)  $T_{amb} = 150 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 1. DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

- (1)  $T_{amb} = 100 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -40 \, ^{\circ}C$

Fig 2. Collector-emitter saturation voltage as a function of collector current; typical values


PDTA114T\_SER\_7 © NXP B.V. 2007. All rights reserved.

## 8. Package outline



PDTA114T\_SER\_7

© NXP B.V. 2007. All rights reserved.



## 9. Packing information

Table 9. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

		3				
Type number	Package	Description	Packin	Packing quantity		
			3000	5000	10000	
PDTA114TE	SOT416	4 mm pitch, 8 mm tape and reel	-115	-	-135	
PDTA114TK	SOT346	4 mm pitch, 8 mm tape and reel	-115	-	-135	
PDTA114TM	SOT883	2 mm pitch, 8 mm tape and reel	-	-	-315	
PDTA114TS	SOT54	bulk, straight leads	-	-412	-	
	SOT54A	tape and reel, wide pitch	-	-	-116	
		tape ammopack, wide pitch	-	-	-126	
	SOT54 variant	bulk, delta pinning	-	-112	-	
PDTA114TT	SOT23	4 mm pitch, 8 mm tape and reel	-215	-	-235	
PDTA114TU	SOT323	4 mm pitch, 8 mm tape and reel	-115	-	-135	

<sup>[1]</sup> For further information and the availability of packing methods, see Section 12.

## 10. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
PDTA114T_SER_7	20070420	Product data sheet	-	PDTA114T_SERIES_6				
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>							
	Legal texts have been adapted to the new company name where appropriate.							
	Type number PDTA114TEF removed							
	• Section 1.2	"Features": amended						
	• Section 1.3	"Applications": amended						
	Table 4 "Ordering information": added							
	<ul> <li>Table 5 "Ma</li> </ul>	rking codes": enhanced tabl	e note section					
	• Table 6 "Lim	Table 6 "Limiting values": I <sub>CM</sub> peak collector current conditions added						
	• Figure 1, 2,	7 and 8: added						
	• Figure 3, 4,	5, 6, 9 and 10: superseded	by minimized package	outline drawings				
	<ul> <li>Section 9 "F</li> </ul>	Packing information": added						
	<ul><li>Section 11 '</li></ul>	"Legal information": updated						
PDTA114T_SERIES_6	20040802	Product specification	-	PDTA114T_SERIES_5				
PDTA114T_SERIES_5	20030909	Product specification	-	PDTA114T_SERIES_4				
PDTA114T_SERIES_4	20030410	Product specification	-	PDTA114TE_2				
				PDTA114TK_3				
				PDTA114TS_2 PDTA114TT 3				
				PDTA114TU_3				
PDTA114TE_2	19980723	Preliminary specification	-	PDTA114TE_1				
PDTA114TK_3	19980515	Product specification	-	PDTA114TK_2				
PDTA114TS_2	19980515	Product specification	-	PDTA114TS_1				
	19990413	Objective specification	-	PDTA114TT_2				
PDTA114TT_3	19990413	Objective specification		101/11411_2				

### 11. Legal information

#### 11.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 11.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 12. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

PDTA114T\_SER\_7 © NXP B.V. 2007. All rights reserved.

# **PDTA114T series**

PNP resistor-equipped transistors; R1 = 10 k $\Omega$ , R2 = open

### 13. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 2
3	Ordering information
4	Marking 3
5	Limiting values 4
6	Thermal characteristics 4
7	Characteristics 5
8	Package outline 6
9	Packing information 8
10	Revision history 9
11	Legal information
11.1	Data sheet status
11.2	Definitions
11.3	Disclaimers
11.4	Trademarks 10
12	Contact information 10
13	Contents 11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 April 2007 Document identifier: PDTA114T\_SER\_7