

Triple Phase and Sinx/x Equalized, Low-Pass Video Filter

GENERAL DESCRIPTION


The ML6421 monolithic BiCMOS 6th-order filter provides fixed frequency low pass filtering for video applications. This triple phase-equalized filter with Sinx/x correction is designed for reconstruction filtering at the output of a Video DAC.

Cut-off frequencies are either 5.5, 8.0, 3.0 or 1.8MHz. Each channel incorporates a 6th-order lowpass filter, a first order all-pass filter, a gain boost circuit, and a 75ý coax cable driver. A control pin (RANGE) is provided to allow the inputs to swing from 0 to 1V, or 0.5 to 1.5V, by providing a 0.5V offset to the input.

The unity gain filters are powered from a single 5V supply, and can drive $1V_{P-P}$ over $75\circ(0.5V)$ to 1.5V, or $2V_{P-P}$ over $150\circ(0.5V)$ to 2.5V) with the internal coax drivers.

FEATURES

- 5.5, 8.0, 9.3, 3.0, 1.8 or 2.5MHz bandwidth
- 1x or 2x gain
- 6th-order filter with phase and amplitude equalizer
- >40dB stopband rejection
- No external components or clocks
- ±10% frequency accuracy over maximum supply and temperature variation
- <2% differential gain <2° differential phase
- <25ns group delay variation
- Drives $1V_{P-P}$ into 75Ω , or $2V_{P-P}$ into 150Ω
- 5V ±10% operation




	1x GAIN				2x GAIN			
	ML6201-1	ML6421-2	ML6421-3	ML6421-4	ML6421-5	ML6421-6	ML6421-7	ML6421-8
Filter A	5.5MHz	5.5MH	8.0MHz	8.0MHz	5.5MHz	5.5MH	9.3MHz	9.3MHz
Filter B	5.5MHz	1.8MH	8.0MHz	3.0MHz	5.5MHz	2.5MH	9.3MHz	3.3MHz
Filter C	5.5MHz	1.8MH	8.0MHz	3.0MHz	5.5MHz	2.5MH	9.3MHz	3.3MHz

Triple Input/Anti-aliasing Video Filter

PIN CONFIGURATION

M L6421 16-Pin Wide SOIC (S16W)



Р	IN	Г)F	50	R	IP-	ГΙ	\cap	N	I

FIIN	DLSCKI	FIION			
PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	GNDB	Ground pin for filter B.	11	$V_{CC}A$	Power supply for filter A.
2	$V_{IN}C$	Signal input to filter C. Input impedance is $4k\Omega$.	12	GND	Power and logic ground.
3	GND	Power and logic ground.	13	GNDA	Ground pin for filter A.
4	GNDC	Ground pin for filter C.	14	RANGE	Input signal range select. For -1 to -4; when RANGE is low (0),
5	V_{CC}	Positive supply.			the input signal range is 0.5V to 2.5V, with an output range of 0.5V to 2.5V.
6	$V_{CC}C$	Power supply for filter C.			When RANGE is high (1), the input signal range is 0V to 2V, with an
7	V _{OUT} C	Output of filter C. Drive is $1V_{P-P}$ into 75Ω (0.5V to 1.5V), or $2V_{P-P}$ into 150Ω (0.5V to 2.5V).			output range of 0.5V to 2.5V. For -5 to -8; when RANGE is low (0), the input signal range is 0.5V to 1.5V, with an output range of 0.5V to 2.5V.
8	$V_{CC}B$	Power supply for filter B: 4.5V to 5.5V.			When RANGE is high (1), the input signal range is 0V to 1V, with an output range of 0.5V to 2.5V.
9	V _{OUT} B	Output of filter B. Drive is $1V_{P-P}$ into 75Ω (0.5V to 1.5V), or $2V_{P-P}$ into 150Ω (0.5V to 2.5V).	15	V _{IN} A	Signal input to filter A. Input impedance is $4k\Omega$.
10	V _{OUT} A	Output of filter A. Drive is $1V_{P-P}$ into 75Ω (0.5V to 1.5V), or $2V_{P-P}$ into 150Ω (0.5V to 2.5V).	16	$V_{IN}B$	Signal input to filter B. Input impedance is $4k\Omega$.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (V _{CC})	0.3 to +7V
GND	
Logic Inputs	
Input Current per Pin	

Storage Temperature –65°	to 150°C
Package Dissipation at T _A = 25°C	
Lead Temperature (Soldering 10 sec)	
Thermal Resistance (θ_{IA})	

OPERATING CONDITIONS

Supply Voltage	. 5V	±	10%
Temperature Range 0°C			

ELECTRICAL CHARACTERISTICS

Unless otherwise specified V_{CC} = 5V \pm 10% and T_A = T_{MIN} to T_{MAX} , R_L =75 Ω or 150 Ω , V_{OUT} = 2V_{P-P} for 150 Ω Load and V_{OUT} = 1V_{P-P} for 75 Ω Load (Note 1)

SYMBOL	PARAMETER	COND	MIN	TYP	MAX	UNITS	
GENERAL							
R _{IN}	Input Impedance			3	4	5	ký
$\Delta R/R_{IN}$	Input R Matching					±2	%
I _{BIAS}	Input Current	$V_{IN} = 0.5V$,	ML6421(-1 to -4)		-80		μA
		range = low	ML6421(-5 to -8)		45		μA
		V _{IN} = 0.0V,	ML6421(-1 to -4)		-125		μΑ
		range = high	ML6421(-5 to -8)		-210		μΑ
	Small Signal Gain	$V_{IN} = 100 \text{mV}_{P-P}$	ML6421(-1 to -4)	-0.5	0	0.5	dB
		at 100kHz	ML6421(-5 to -8)	5.5	6	6.5	dB
	Differential Gain	V _{IN} = 1.1V to 2.5V at 3.58 & 4.43 MHz	ML6421(-1 to -4)		1	2	%
		V _{IN} = 0.8V to 1.5V at 3.58 & 4.43 MHz	ML6421(-5 to -8)		1	2	%
	Differential Phase	V _{IN} = 1.1V to 2.5V at 3.58 & 4.43 MHz	ML6421(-1 to -4)		1	2	deg
		V _{IN} = 0.8V to 1.5V at 3.58 & 4.43 MHz	ML6421(-5 to -8)		1	2	deg
V _{IN}	Input Range	Range = 0	ML6421(-1 to -4)	0.5		2.5	V
			ML6421(-5 to -8)	0.5		1.5	V
		Range = 1	ML6421(-1 to -4)	0.0		2.0	V
			ML6421(-5 to -8)	0.0		1	V
	Peak Overshoot	2T, 0.7V _{P-P} pulse	2T, 0.7V _{P-P} pulse			%	
	Crosstalk Rejection	$f_{IN} = 3.58,$	ML6421(-1 to -4)	50			dB
		$f_{IN} = 4.43MHz$ (Note 6)	ML6421(-5 to -8)	45			dB
	Channel to Channel Group Delay Matching (f _C = 5.5MHz)	f _{IN} = 100kHz				±20	ns
	Channel to Channel Gain Matching	f _{IN} = 100kHz	f _{IN} = 100kHz			±4	%
	Output Current	$R_L = 0$ (short circuit)		175		mA	

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
GENERAL (C	Continued)						
C _L	Load Capacitance					35	pF
	Composite Chroma	$f_C = 5.5MHz$	ML6421(-1 to -4)		±20	ns	
	/Luma delay		ML6421(-5 to -8)		±25	ns	
		$f_C = 8.0MHz/9.3MH$	······································		5/±8	TBD	ns
5.50MHZ FI	LTER (ML6421-1, -5)			•	1		•
	Bandwidth	-0.75dB (Note 5)	ML6421(-1 to -4)	4.95	5.50	6.05	MHz
	(monotonic passband)	-0.55dB (Note 5)	ML6421(-5 to -8)	4.95	5.50	6.05	MHz
	Subcarrier Frequency Gain	$f_{IN} = 3.58MHz$	ML6421(-1 to -4)	-0.3	0.2	0.7	dB
	ML6421-1 or ML6421-2		ML6421(-5 to -8)	-0.9	1.4	1.9	dB
		$f_{IN} = 4.43MHz$	ML6421(-1 to -4)	-0.35	0.1	0.65	dB
			ML6421(-5 to -8)	1.1	1.6	2.1	dB
	Attenuation	$f_{IN} = 10MHz$	ML6421(-1 to -4)	16	18		dB
			ML6421(-5 to -8)	20	25		dB
		$f_{IN} = 50MHz$		40	45		dB
	Output Noise	BW = 30MHz (Note	6)			1000	μV _{RMS}
	Group Delay				145		ns
8.0MHZ FIL	TER						•
	Bandwidth (monotonic passband)	-3dB (Note 5)		7.2	8	8.8	MHz
	Subcarrier Frequency Gain	$f_{IN} = 3.58MHz$	-0.25	0.25	0.75	dB	
	ML6421-3 or ML6421 4/ML6421-7 or ML6421-8	$f_{IN} = 4.43MHz$		-0.11	0.39	0.89	dB
	Attenuation	$f_{IN} = 17MHz$		20	25		dB
		$f_{IN} = 85MHz$		40	42		dB
	Output Noise	BW = 30MHz (Note	6)			1000	μV _{RMS}
	Group Delay				120		ns
9.3MHZ FIL	TER						
	Bandwidth (monotonic passband)	–2dB (Note 5)		8.4	9.3	10.2	MHz
	Subcarrier Frequency Gain	$f_{IN} = 3.58MHz$		-0.01	0.4	0.9	dB
	ML6421-3 or ML6421 4/ML6421-7 or ML6421-8	$f_{IN} = 4.43MHz$		-0.1	0.6	1.1	dB
	Attenuation	$f_{IN} = 17MHz$		20	25		dB
		f _{IN} = 85MHz		40	42		dB
	Output Noise	BW = 30MHz (Note	(6)			1000	μV _{RMS}
	Group Delay				120		ns

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
3.3MHZ FIL	TER					
	Bandwidth (monotonic passband)	-2.5dB (Note 5)	2.7	3	3.3	MHz
	Attenuation	$f_{IN} = 9.82MHz$	30	33		dB
		$f_{IN} = 60MHz$	43	50		dB
	Output Noise	BW = 30MHz (Note 6)			700	μV _{RMS}
	Bandwidth (monotonic passband)	–2dB (Note 5)	3	3.3	3.6	MHz
	Attenuation	$f_{IN} = 9.82MHz$	30	33		dB
		$f_{IN} = 60MHz$	43	50		dB
	Output Noise	BW = 30MHz (Note 6)			700	μV _{RMS}
.8MHZ FIL	.TER					
	Bandwidth (monotonic passband)	–2dB (Note 5)	1.65	1.8	2.0	MHz
	Attenuation	$f_{IN} = 4.91MHz$	26	28		dB
		$f_{IN} = 30MHz$	43	50		dB
	Output Noise	BW = 30MHz (Note 6)			700	μV _{RMS}
	Group Delay			300		ns
.5MHZ FIL	.TER		•			
	Bandwidth (monotonic passband)	-2.15dB (Note 5)	2.25	2.5	2.75	MHz
	Attenuation	f _{IN} = 4.91MHz	18	23		dB
		f _{IN} = 30MHz	40	45		dB
	Output Noise	BW = 30MHz (Note 6)			700	μV _{RMS}
	Group Delay			300		ns
DIGITAL AN	ND DC					
V _{IL}	Logic Input Low	Range			0.8	V
V _{IH}	Logic Input High	Range	V _{CC} - 0.8			V
I _{IL}	Logic Input Low	V _{IN} = GND	-1			μA
I _{IH}	Logic Input High	$V_{IN} = V_{CC}$			1	μA
I _{CC}	Supply Current	V _{IN} = 0.5V (Note 4)		110	135	mA
	$R_L = 75\hat{y}$	V _{IN} = 1.5V		140	175	mA

Note 1: Limits are guaranteed by 100% testing, sampling or correlation with worst case test conditions. Note 2: Maximum resistance on the outputs is 500ý in order to improve step response.

Note 3: Connect all ground pins to the ground plane via the shortest path.

Note 4: Power dissipation: $P_D = (I_{CC} \propto V_{CC}) - [3(V_{OUT}^2/RL)]$

Note 5: The bandwidth is the -3dB frequency of the unboosted filter. This represents the attenuation that results from boosting the gain from the -3dB point at the specified frequency.

Note 6: These parameters are guaranteed by characterization only.




Figure 1a. Stop-Band Amplitude vs Frequency $(f_C = 5.5MHz)$.




Figure 1c. Stop-Band Amplitude vs Frequency $(f_C = 8.0MHz)$.




Figure 2a. Pass-Band Amplitude vs Frequency $(f_C = 5.5MHz)$.




Figure 1b. Stop-Band Amplitude vs Frequency $(f_C = 1.84MHz)$.




Figure 1d. Stop-Band Amplitude vs Frequency $(f_C = 3.0MHz)$.




Figure 2b. Pass-Band Amplitude vs Frequency $(f_C = 9.3MHz)$.




Figure 3a. Group Delay vs Frequency $(f_C = 5.5MHz)$.




Figure 3b. Group Delay vs Frequency $(f_C = 1.84MHz)$.




Figure 3c. Group Delay vs Frequency $(f_C = 8.0MHz)$.




Figure 3d. Group Delay vs Frequency $(f_C = 3.0MHz)$.

FUNCTIONAL DESCRIPTION

The ML6421 single-chip Triple Video Filter IC is intended for consumer and low cost professional video applications. Each of the three channels incorporates an input buffer amplifier, a sixth order lowpass filter, a first order allpass equalizer, Sinx/x equalizer and an output amplifier capable of driving 75Ω to ground.

The ML6421 can be driven by a DAC with Range down to 0V. When Range is low the input and output signal range is 0.5V to 2.5V. When the input signal includes 0V, Range should be tied high. In this case, an offset is added to the input so that the output swing is kept between 0.5V to 2.5V. The output amplifier is capable of driving up to 24mA of peak current; therefore the output voltage should not exceed 1.8V when driving 75Ω to ground.

APPLICATION GUIDELINES

OUTPUT CONSIDERATIONS

The triple filters have unity gain. The circuit has unity gain (0dB) when connected to a 150Ω load, and a -6dB gain when driving a 75Ω load via a 75Ω series output resistor. The output may be either AC or DC coupled. For AC coupling, the -3dB point should be 5Hz or less. There must also be a DC path of -500Ω to ground for output biasing.

INPUT CONSIDERATIONS

The input resistance is $4k\Omega$. The input may be either DC or AC coupled. (Note that each input sources 80 to $125\mu A$ of bias current). The ML6421 is designed to be directly driven by a DAC. For current output video DACs, a 75Ω or 150Ω resistor to ground may need to be added to the DAC output (filter input).




Figure 4. ML6421 AC Coupled DC Bias Test Circuit

LAYOUT CONSIDERATIONS

In order to obtain full performance from these triple filters, layout is very important. Good high frequency decoupling is required between each power supply and ground. Otherwise, oscillations and/or excessive crosstalk may occur. A ground plane is recommended.

Each filter has its own supply and ground pins. In the test circuit, $0.1\mu F$ capacitors are connected in parallel with 1nF capacitors on V_{CC} , $V_{CC}C$, $V_{CC}B$ and $V_{CC}A$ for maximum noise rejection (Figure 4).

Further noise reduction is achieved by using series ferrite beads. In typical applications, this degree of bypassing may not be necessary.

Since there are three filters in one package, space the signal leads away from each other as much as possible.

POWER CONSIDERATIONS

The ML6421 power dissipation follows the formula:

$$P_{D} = (I_{CC} \times V_{CC}) - \left[\left(\frac{V_{OUT}^{2}}{RL} \times 3 \right) \right]$$

This is a measure of the amount of current the part sinks (current in – current out to the load).

Under worst case conditions:

$$P_D = (0.175 \times 5.5) - \left[\left(\frac{1.5^2}{75} \times 3 \right) \right] = 872.5 \text{mW}$$

ML6421 VIDEO LOW PASS FILTER

Filter Selection: The ML6421 provides several choices in filter cut-off frequencies depending on the application.

RGB: When the BW of each signal is the same, then the ML6421-1 (5.5MHz) or ML6421-3 (8MHz) are appropriate depending on the sampling rate.

YUV: When the luminance bandwidth is different from the color bandwidth, then the ML6421-2 5.5MHz filter with two 1.8MHz filters and the ML6421-4 with the 8.0, and two 3.0MHz filters are most appropriate. The 1.8MHz filter provides a narrower bandwidth for optimal data compression (with MPEG and other compression schemes), and has a time digital delay of 3.5 clock clycles at 13.5MHz for simple digital delay compensation.

S-Video: For Y/C (S-video) and Y/C + CV (Composite Video) systems the 5.5MHz or 8MHz filters are appropriate. In NTSC the C signal occupies the bandwidth from about 2.6MHz to about 4.6MHz, while in PAL the C signal occupies the bandwidth from about 3.4MHz to about 5.4MHz. In both cases, a 5.5MHz low pass filter provides adequate rejection for both sampling and reconstruction. In addition, using the same filter for both Y/C and CV maintains identical signal timing without adjustments.

Composite: When one or more composite signals need to be filtered, then the 5.5MHz and 8MHz filters permit filtering of one, two or three composite signals.

Over sampling: While the ML6421 filters can eliminate the need for over sampling combined with digital filtering, there are times when over sampling is used. For these situations, 8MHz could be used in place of 5.5MHz, and 3.0MHz could be used in place of 1.8MHz.

NTSC/PAL: A 5.5MHz cut-off frequency provides good filtering for 4.2MHz, 5.0MHz and 5.5MHz signals without the need to change filters on a production basis.

Sinx/x: For digital video system with output D/A converters, there is a fall-off in response with frequency due to discrete sampling. The fall-off follows a sinx/x response. The ML6421 filters have a complementary boost to provide a flatter overall response. The boost is designed for 13.5MHz Y/C and CV sampling and 6.75MHz U/V sampling. Note: The ML6421 has the same pin-out as the ML6420.

In a typical application the ML6421 is used as the final output device in a video processing chain. In this case, inputs to the ML6421 are supplied by DAC outputs with their associated load resistors (typically 75Ω or 150Ω). Resistance values should be adjusted to provide $2V_{P-P}$ at the input of the ML6421.

The ML6421 will drive 75Ω source termination resistors (making the total load 150Ω) so that no external drivers or amplifiers are required.




Figure 5a. Sinx/x Frequency Response




Figure 6. ML6421 Reconstruction Performance in the Frequency Domain

FILTER PERFORMANCE

The reconstruction performance of a filter is based on its ability to remove the high band spectral artifacts (that result from the sampling process) without distorting the valid signal spectral contents within the passband. For video signals, the effect of these artifacts is a variation of the amplitude of small detail elements in the picture (such as highlights or fine pattern details) as the elements move relative to the sampling clock. The result is similar to the aliasing problem and causes a "winking" of details as they move in the picture.




Figure 5b. Typical ML6421 Reconstruction Application

Figure 6 shows the problem in the frequency domain. Curve A shows the amplitude response of the ML6421 filter, while Curve B shows the signal spectrum as it is distorted by the sampling process. Curve C shows the composite of the two curves which is the result of passing the sampled waveform through the ML6421 filter. It is clear that the distortion artifacts are reduced significantly.

Ultimately it is the time domain signal that is viewed on a TV monitor, so the effect of the reconstruction filter on the time domain signal is important. Figure 7 shows the sampling artifacts in the time domain. Curve A is the original signal, Curve B. is the result of CCIR601 sampling, and Curve C. is the same signal filtered through the ML6421. Again the distortions in the signal are essentially removed by the filter.

In an effort to measure the time domain effectiveness of a reconstruction filter, Figure 8 was generated from a swept frequency waveform. Curves A, B, and C are generated as in Figure 7, but additional curves D and E help quantify the effect of filtering in the time domain. Curve D and Curve E represent the envelopes (instantaneous amplitudes) of Curves B and C. Again it is evident in Curve D that the envelope varies significantly due to the sampling process. In Curve E, filtering with the ML6421 removes these artifacts and generates an analog output signal that rivals the oversampled (and more ideal) signal waveforms. The ML6421 reduces the amplitude variation from over 6% to less than 1%.

A. O VERSAM PLED W AVEFORM S B. CCIR601 SAMPLED WAVEFORMS C. ML6421 RECONSTRUCTED WAVEFORMS

Figure 7. ML6421 Reconstruction Performance in the Time Domain

A. OVERSAMPLED SIGNAL

B. CCIR601 SAMPLED SIGNAL


C. ML6421 FILTERED SIGNAL

D. CCIR601 SAMPLED WAVEFORM

E. M L6421 FILTERED W AVEFORM

Figure 8. Amplitude Ripple of Reconstructed Swept Pulses

PHYSICAL DIMENSIONS inches (millimeters)



ORDERING INFORMATION

PART NUMBER	BW (MHZ)	GAIN	TEMPERATURE RANGE	PACKAGE
ML6421CS-1	5.5/5.5/5.5	1X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-2	5.5/1.8/1.8	1X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-3	8.0/8.0/8.0	1X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-4	8.0/3.0/3.0	1X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-5	5.5/5.5/5.5	2X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-6	5.5/2.5/2.5	2X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-7	9.3/9.3/9.3	2X	0°C to 70°C	16-pin SOIC wide (S16W)
ML6421CS-8	9.3/3.0/3.0	2X	0°C to 70°C	16-pin SOIC wide (S16W)

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

© 2000 Fairchild Semiconductor Corporation