FAIRCHILD

SEMICONDUCTOR®

FST32211 40/48-Bit Bus Switch

General Description

The Fairchild Switch FST32211 provides up to 48-bits of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device can be organized as four 12-bit, two 24-bit, or one 48-bit bus switch. When routed as a 40-bit bus switch, the device can be organized as four 10-bit, two 20-bit or one 40-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, the switch is ON and Port 2A is connected to Port 2B. When \overline{OE}_3 is LOW, the switch is ON and Port 3A is connected to Port 3B. When \overline{OE}_4 is LOW, the switch is ON and Port 4A is connected to Port 4B. When \overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3 , or \overline{OE}_4 are HIGH, a high impedance state exists between the A and B Ports.

Features

- 4Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Packaged in plastic Fine Pitch Ball Grid Array (FBGA)

April 2001

Revised July 2002


Ordering Code:

Order Number	Package Number	Package Description
FST32211G (Note 1)(Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

Note 1: Ordering code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Diagram



FST32211

Connection Diagram								
	123456							
A	000000							
Ĥ	000000							
с	000000							
D	000000							
ш	000000							
ш	000000							
U	000000							
Т	000000							
7	000000							
¥	000000							
L	000000							
Σ	000000							
z	000000							
₽.	000000							
щ	000000							
F	000000							
⊢ ∩	000000							
>	000000							
×	000000							
,	(Tau Thurs)(iau)							

(Top Thru View)

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B


FBGA Pin Assignments

(40-Bit Routing)

(:• =::::ea::::g)								
	1	2	3	4	5	6		
Α	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂		
В	1A ₄	1A ₃	GND	OE ₁	1B ₃	1B ₄		
С	1A ₆	1A ₅	GND	GND	1B ₅	1B ₆		
D	1A ₈	1A ₇	GND	GND	1B ₇	1B ₈		
E	1A ₁₀	1A ₉	V _{CC}	V _{CC}	1B ₉	1B ₁₀		
F	2A ₂	2A ₁	V _{CC}	V _{CC}	2B ₁	2B ₂		
G	2A ₄	2A ₃	V _{CC}	GND	2B ₃	2B ₄		
н	2A ₆	2A ₅	GND	GND	2B ₅	2B ₆		
J	2A ₈	2A ₇	2A ₉	2B ₉	2B ₇	2B ₈		
К	2A ₁₀	3A ₁₀	GND	GND	3B ₁₀	2B ₁₀		
L	3A ₉	3A ₈	GND	GND	3B ₈	3B ₉		
м	3A ₇	3A ₆	GND	V _{CC}	3B ₆	3B ₇		
Ν	3A ₅	3A ₄	V _{CC}	V _{CC}	3B ₄	3B ₅		
Р	3A ₃	3A ₂	V _{CC}	V _{CC}	3B ₂	3B ₃		
R	3A ₁	4A ₁₀	GND	GND	4B ₁₀	3B ₁		
Т	4A ₉	4A ₈	GND	GND	4B ₈	4B ₉		
U	4A ₇	4A ₆	GND	4B ₁	4B ₆	4B ₇		
V	4A ₅	4A ₄	4A ₁	OE ₄	4B ₄	4B ₅		
W	4A ₃	4A ₂	OE ₃	NC	4B ₂	4B ₃		

Truth Tables

Inp	uts	Inputs/Outputs		
OE ₁	OE ₂	1A, 1B	2A, 2B	
L	L	1A = 1B	2A = 2B	
L	н	1A = 1B	Z	
н	L	Z	2A = 2B	
н	Н	Z	Z	
Inp	uts	Inputs/0	Outputs	
Inp OE ₃	uts OE ₄	Inputs/0 3A, 3B	Outputs 4A, 4B	
OE ₃	OE ₄	3A, 3B	4A, 4B	
OE ₃	OE ₄	3A, 3B 3A = 3B	4A, 4B 4A = 4B	



(48-Bit Routing) 2 3 6 1 4 5 OE₂ NC 1B₁ 1B₂ $1A_2$ Α 1A₁ в OE₁ 1B₃ 1B₄ $1A_4$ $1A_3$ $1A_7$ С GND 1A₆ 1A₅ 1B₇ 1B₅ 1B₆ 1A₉ D 1A₁₀ 1B₈ 1B₉ 1B₁₀ 1A₈ Е 1A₁₂ 1A₁₁ 2A₁ 2B₁ 1B₁₁ 1B₁₂ $2A_3$ F 2A₂ $2A_4$ 2B₂ 2B₃ $2B_4$ G 2A₆ $2A_5$ GND $2B_5$ 2B₆ V_{CC} Н 2A₈ $2A_7$ GND GND 2B₇ 2B₈ 2A₁₀ J $2A_9$ 2A₁₁ 2B₁₁ $2B_9$ 2B₁₀ 3B₁₂ 2B₁₂ 2A₁₂ Κ GND GND 3A₁₂ 3A₁₁ 3B₁₀ 3B₁₁ GND GND L 3A₁₀ 3A₉ 3B₈ М GND 3B₉ 3A₈ V_{CC} Ν 3A7 3A₆ 3A₂ 3B₂ 3B₆ 3B7 $3A_5$ 3B₁ 3B₄ Ρ 3A₄ 3A₁ 3B₅ R $3A_3$ 4A₁₂ 4A₈ 4B₈ 4B₁₂ 3B₃ 4A₁₁ 4A₁₀ 4B₁₁ т 4B₇ 4B₁₀ 4A₇ 4A₆ υ GND 4B₁ 4B₆ 4B₉ 4A₉ 4B₅ ٧ $4A_5$ $4A_4$ OE_4 $4B_4$ 4A₁ w NC $4A_3$ 4B₂ $4A_2$ OE₃ 4B₃

FBGA Pin Assignments

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
1A, 2A, 3A, 4A	Bus A
1B, 2B, 3B, 4B	Bus B

Truth Tables

Inj	outs	Inputs/Outputs			
OE ₁	OE ₂	1A, 1B	2A, 2B		
L	L	1A = 1B	2A = 2B		
L	н	1A = 1B	Z		
н	L	Z	2A = 2B		
н	н	Z	Z		
		Inputs/Outputs			
Inj	outs	Inputs/	Outputs		
Inj OE ₃	outs	Inputs/ 3A, 3B	Outputs 4A, 4B		
			r .		
		3A, 3B	4A, 4B		
	OE ₄	3A, 3B 3A = 3B	4A, 4B 4A = 4B		

Absolute Maximum Ratings(Note 3)

Supply Voltage (V _{CC})	0.5V to +7.0V
DC Switch Voltage (V _S) (Note 4)	-0.5V to +7.0V
DC Input Control Pin Voltage (VIN)(Note 5)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	–50 mA
DC Output (I _{OUT})	128 mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100 mA
Storage Temperature Range (T _{STG})	–65°C to +150 $^\circ C$

Recommended Operating Conditions (Note 6)

Power Supply Operating $(V_{CC)}$	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 6: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

	Parameter	V _{cc}	T _A =	-40 °C to +	85 °C		
Symbol		(V)	Min	Typ (Note 7)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18 mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
VIL	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μΑ	$0 \le V_{IN} \le 5.5V$
		0			10	μA	$V_{IN} = 5.5V$
I _{OZ}	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 8)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I _{CC}	Quiescent Supply Current	5.5			3	μA	$OE_1 = OE_2 = GND$
							$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5	1		2.5	mA	One Input at 3.4V
							Other Inputs at V _{CC} or GND

Note 7: Typical values are at V_{CC} = 5.0V and $T_A \!\!=\! +25^\circ C$

Note 8: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

AC Electrical Characteristics

			$T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50 \text{pF}, \text{ RU} = \text{RD} = 500 \Omega$					Figure
Symbol Pa	Parameter	$V_{CC} = 4$	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Conditions	Number
		Min	Max	Min	Max			
t _{PHL} , t _{PLH}	Propagation Delay Bus to Bus (Note 9)		0.25		0.25	ns	V _I = OPEN	Figures 1, 2
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns	$V_I = 7V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	Figures 1, 2
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns	$V_I = 7V$ for t_{PLZ} $V_I = OPEN$ for t_{PHZ}	Figures 1, 2


Note 9: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 10)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control Pin Input Capacitance	3		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	6		pF	$V_{CC}, \overline{OE} = 5.0V$

Note 10: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms



Note: Input driven by 50 Ω source terminated in 50 Ω Note: CL includes load and stray capacitance

Note: Input PRR = 1.0 MHz, $t_W = 500$ ns

FIGURE 1. AC Test Circuit

