

## STE60N105DK5

# N-channel 1050 V, 0.110 Ω typ., 46 A MDmesh™ DK5 Power MOSFET in an ISOTOP package

Datasheet - production data





Figure 1: Internal schematic diagram



## **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STE60N105DK5	1050 V	0.120 Ω	46 A	680 W

- Fast-recovery body diode
- Best R<sub>DS(on)</sub> x area
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness

## **Applications**

Switching applications

## **Description**

This very high voltage N-channel Power MOSFET is part of the MDmesh $^{\mathsf{TM}}$  DK5 fast recovery diode series. The MDmesh $^{\mathsf{TM}}$  DK5 combines very low recovery charge ( $Q_{rr}$ ) and recovery time ( $t_{rr}$ ) with an excellent improvement in  $R_{DS(on)}$  \* area and one of the most effective switching behaviors, ideal for half bridge and full bridge converters.

**Table 1: Device summary** 

Order code	Marking	Packages	Packaging
STE60N105DK5	60N105DK5	ISOTOP	Tube

Con	Contents STE60N105DK		
Co	ntents		
1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Package	e information	9
	4.1	ISOTOP package information	10
5	Revisio	n history	12

STE60N105DK5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±30	V
1-	Drain current (continuous) at T <sub>C</sub> = 25 °C	46	Α
l <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	30	Α
I <sub>DM</sub> (1)	Drain current (pulsed)	184	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	680	W
dv/dt (2)	Peak diode recovery voltage slope	50	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness 50		V/ns
V <sub>ISO</sub>	Insulation withstand voltage (AC-RMS) 2.5		kV
Tj	Operating junction temperature range		°C
T <sub>stg</sub>	Storage temperature range	-55 to 150 °	

### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.184	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient 30		- C/VV

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Single pulse avalanche energy (pulse width limited by T <sub>JMAX</sub> )	16	Α
Eas	Single pulse avalanche energy (starting $T_J = 25^{\circ}C$ , $I_D = I_{AS}$ , $V_{DD} = 50 \text{ V}$ )	1550	mJ

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>I_{SD} \le 23~A,~di/dt \le 400~A/\mu s;~V_{DS~peak} \le V_{(BR)DSS},~V_{DD} = 525~V$ 

 $<sup>^{(3)}</sup>V_{DS} \le 840 \text{ V}$ 

## 2 Electrical characteristics

(TCASE = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	1050			٧
	Zara gata valtaga drain	$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>G</sub> S = 10 V, I <sub>D</sub> = 23 A		0.110	0.120	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	V 400 V ( 4 MI)	1	6675	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	370	-	pF
Crss	Reverse transfer capacitance	VGS - 0 V	1	10	-	pF
C <sub>o(tr)</sub> (1)	Equivalent capacitance time related	·		630	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 840 \text{ V}$	1	219	-	
Rg	Intrinsic gate resistance f = 1 MHz open drain		1	3	-	Ω
$Q_g$	Total gate charge $V_{DD} = 840 \text{ V}, I_D = 46 \text{ A},$		1	204	-	nC
Qgs	Gate-source charge V <sub>GS</sub> = 10 V (see Figure 15: "Test of		-	36	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")		133	-	nC

### Notes:



<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test

 $<sup>^{(1)}</sup>$ Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

 $<sup>^{(2)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

### Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 525 \text{ V}, I_D = 23 \text{ A},$	ı	40.6	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	ı	64.5	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	262	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	49.5	-	ns


### Table 8: Source drain diode


Symbol	Parameter	Test conditions		Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		46	Α
I <sub>SDM</sub>	Source-drain current (pulsed)		-		184	Α
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 46 A, V <sub>GS</sub> = 0 V	-		1.5	V
trr	Reverse recovery time	$I_{SD} = 46 \text{ A}, V_{DD} = 60 \text{ V},$	-	273		ns
Qrr	Reverse recovery charge	di/dt = 100 A/μs (see <i>Figure 16: "Test circuit for</i>	-	3		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	23		Α
trr	Reverse recovery time	$I_{SD} = 46 \text{ A}, V_{DD} = 60 \text{ V},$	-	477		ns
Qrr	Reverse recovery charge	di/dt = 100 A/ $\mu$ s, T <sub>j</sub> = 150 °C (see <i>Figure 16: "Test circuit for</i>	-	10		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	42		Α


### Notes:


 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


## 2.1 Electrical characteristics (curves)












STE60N105DK5 Electrical characteristics









Figure 10: Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.)  $C_{GADG141220161004RON}$   $C_{GADG141220161004RON$ 







**Test circuits** STE60N105DK5

#### 3 **Test circuits**





Figure 16: Test circuit for inductive load Figure 17: Unclamped inductive load test switching and diode recovery times AM01471v1



1 kΩ

⊥\_100 nF

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 ISOTOP package information

Figure 20: ISOTOP outline




Table 9: ISOTOP mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	11.80		12.20
A1	8.90		9.10
В	7.80		8.20
С	0.75		0.85
C2	1.95		2.05
D	37.80		38.20
D1	31.50		31.70
Е	25.15		25.50
E1	23.85		24.15
E2		24.80	
G	14.90		15.10
G1	12.60		12.80
G2	3.50		4.30
F	4.10		4.30
F1	4.60		5
ØP	4		4.30
P1	4		4.40
S	30.10		30.30

Revision history STE60N105DK5

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
24-Jan-2013	1	First release
16-Dec-2016	2	Datasheet status promoted from preliminary to production data.  Updated title, features, description and internal schematic diagram on cover page.  Updated Section 1: "Electrical ratings".  Updated Section 2: "Electrical characteristics".  Added Section 2.1: "Electrical characteristics (curves)".  Minor text changes



### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved