



## N-channel 1050 V, 0.110 $\Omega$ typ., 46 A MDmesh™ DK5 Power MOSFET in an ISOTOP package

Datasheet - production data



**Figure 1: Internal schematic diagram**



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STE60N105DK5	1050 V	0.120 $\Omega$	46 A	680 W

- Fast-recovery body diode
- Best R<sub>DS(on)</sub> x area
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness

### Applications

- Switching applications

### Description

This very high voltage N-channel Power MOSFET is part of the MDmesh™ DK5 fast recovery diode series. The MDmesh™ DK5 combines very low recovery charge (Q<sub>rr</sub>) and recovery time (t<sub>rr</sub>) with an excellent improvement in R<sub>DS(on)</sub>\* area and one of the most effective switching behaviors, ideal for half bridge and full bridge converters.

**Table 1: Device summary**

Order code	Marking	Packages	Packaging
STE60N105DK5	60N105DK5	ISOTOP	Tube

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics .....</b>	<b>4</b>
2.1	Electrical characteristics (curves).....	6
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information .....</b>	<b>9</b>
4.1	ISOTOP package information .....	10
<b>5</b>	<b>Revision history .....</b>	<b>12</b>

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	46	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	30	A
$I_{DM}$ <sup>(1)</sup>	Drain current (pulsed)	184	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	680	W
$dv/dt$ <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
$dv/dt$ <sup>(3)</sup>	MOSFET $dv/dt$ ruggedness	50	V/ns
$V_{ISO}$	Insulation withstand voltage (AC-RMS)	2.5	kV
$T_j$	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

**Notes:**

<sup>(1)</sup>Pulse width limited by safe operating area

<sup>(2)</sup> $I_{SD} \leq 23$  A,  $di/dt \leq 400$  A/ $\mu\text{s}$ ;  $V_{DS}$  peak  $\leq V_{(BR)DSS}$ ,  $V_{DD} = 525$  V

<sup>(3)</sup> $V_{DS} \leq 840$  V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.184	$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	30	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
$I_{AS}$	Single pulse avalanche energy (pulse width limited by $T_{JMAX}$ )	16	A
$E_{AS}$	Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$ , $I_D = I_{AS}$ , $V_{DD} = 50$ V)	1550	mJ

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified)

**Table 5: On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	1050			V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V}$			1	$\mu\text{A}$
		$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V}, T_C = 125^\circ\text{C}$ <sup>(1)</sup>			50	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 23 \text{ A}$		0.110	0.120	$\Omega$

**Notes:**

<sup>(1)</sup>Defined by design, not subject to production test

**Table 6: Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	6675	-	pF
$C_{oss}$	Output capacitance		-	370	-	pF
$C_{rss}$	Reverse transfer capacitance		-	10	-	pF
$C_{o(tr)}^{(1)}$	Equivalent capacitance time related	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 840 \text{ V}$	-	630	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related		-	219	-	
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz open drain}$	-	3	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 840 \text{ V}, I_D = 46 \text{ A}, V_{GS} = 10 \text{ V}$	-	204	-	nC
$Q_{gs}$	Gate-source charge	(see <a href="#">Figure 15: "Test circuit for gate charge behavior"</a> )	-	36	-	nC
$Q_{gd}$	Gate-drain charge		-	133	-	nC

**Notes:**

<sup>(1)</sup>Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

<sup>(2)</sup>Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 525 \text{ V}$ , $I_D = 23 \text{ A}$ , $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 14: "Test circuit for resistive load switching times"</a> and <a href="#">Figure 19: "Switching time waveform"</a> )	-	40.6	-	ns
$t_r$	Rise time		-	64.5	-	ns
$t_{d(off)}$	Turn-off delay time		-	262	-	ns
$t_f$	Fall time		-	49.5	-	ns


Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		46	A
$I_{SDM}$	Source-drain current (pulsed)		-		184	A
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD} = 46 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 46 \text{ A}$ , $V_{DD} = 60 \text{ V}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ (see <a href="#">Figure 16: "Test circuit for inductive load switching and diode recovery times"</a> )	-	273		ns
$Q_{rr}$	Reverse recovery charge		-	3		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	23		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 46 \text{ A}$ , $V_{DD} = 60 \text{ V}$ , $dI/dt = 100 \text{ A}/\mu\text{s}$ , $T_j = 150^\circ\text{C}$ (see <a href="#">Figure 16: "Test circuit for inductive load switching and diode recovery times"</a> )	-	477		ns
$Q_{rr}$	Reverse recovery charge		-	10		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current		-	42		A


**Notes:**(1)Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)


**Figure 2: Forward bias safe operating area**




**Figure 3: Thermal impedance**




**Figure 4: Output characteristics**




**Figure 5: Transfer characteristics**









**Figure 6: Gate charge vs gate-source voltage**




**Figure 7: Static drain-source on-resistance**




**STE60N105DK5****Electrical characteristics****Figure 8: Capacitance variations****Figure 9: Normalized gate threshold voltage vs temperature****Figure 10: Normalized on-resistance vs temperature****Figure 11: Normalized  $V_{(BR)DSS}$  vs temperature****Figure 12: Source-drain diode forward characteristics****Figure 13: Maximum avalanche energy vs starting  $T_J$** 

### 3 Test circuits


**Figure 14: Test circuit for resistive load switching times**




**Figure 15: Test circuit for gate charge behavior**




**Figure 16: Test circuit for inductive load switching and diode recovery times**




**Figure 17: Unclamped inductive load test circuit**



**Figure 18: Unclamped inductive waveform**



**Figure 19: Switching time waveform**



## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

## 4.1 ISOTOP package information

Figure 20: ISOTOP outline




Table 9: ISOTOP mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	11.80		12.20
A1	8.90		9.10
B	7.80		8.20
C	0.75		0.85
C2	1.95		2.05
D	37.80		38.20
D1	31.50		31.70
E	25.15		25.50
E1	23.85		24.15
E2		24.80	
G	14.90		15.10
G1	12.60		12.80
G2	3.50		4.30
F	4.10		4.30
F1	4.60		5
ØP	4		4.30
P1	4		4.40
S	30.10		30.30

## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
24-Jan-2013	1	First release
16-Dec-2016	2	Datasheet status promoted from preliminary to production data. Updated title, features, description and internal schematic diagram on cover page. Updated <a href="#"><i>Section 1: "Electrical ratings"</i></a> . Updated <a href="#"><i>Section 2: "Electrical characteristics"</i></a> . Added <a href="#"><i>Section 2.1: "Electrical characteristics (curves)"</i></a> . Minor text changes

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved