

## **Nuvoton 8-bit 8051-based Microcontroller**

# **N78E517A**

**Data Sheet** 





### **TABLE OF CONTENTS**





### <span id="page-3-0"></span>**1. DESCRIPTION**

N78E517A is an 8-bit microcontroller, which has an in-system programmable Flash supported. The instruction set of N78E517A is fully compatible with the standard 8051. N78E517A contains a maximum 64k**[1]** bytes of main Flash APROM, in which the contents of the main program code can be updated by parallel Programmer/Writer or In System Programming (ISP) method which enables on-chip firmware updating. There is an additional 2.5k bytes called LDROM for ISP function. N78E517A has a configurable size of Data Flash**[1]** which is 64k-byte shared with APROM, accessed with ISP. N78E517A provides 256 bytes of SRAM, 1k bytes of auxiliary RAM (XRAM), four 8-bit bi-directional and bit-addressable I/O ports, an additional 8-bit bi-directional and bitaddressable port P4 for LQPF-48 package (PLCC-44, PQFP-44, and TQFP-44 just have low nibble 4 bits of P4 and DIP-40 does not have this additional P4), three 16-bit Timers/Counters, one UART, five PWM output channels, and one SPI. These peripherals equip with 11-source with 4-level priority interrupts capability. To facilitate programming and verification, the Flash inside the N78E517A allows the Program Memory to be programmed and read electronically. Once the code confirms, the user can lock the code for security.

N78E517A is built in a precise on-chip RC oscillator of 22.1184MHz/11.0592MHz selected by CONFIG setting, factory trimmed to ±1% at room temperature. N78E517A provides additional power monitoring detection such as power-on and Brown-out detection. It stabilizes the power-on/off sequence for a high reliability system design.

N78E517A microcontroller operation consumes a very low power. Two economic power modes to reduce power consumption, Idle mode and Power Down mode. Both of them are software selectable. The Idle mode turns off the CPU clock but allows continuing peripheral operation. The Power Down mode stops the whole system clock for minimum power consumption.

**[Data Flash and APROM Share 64k-byte space.org spac** 

### <span id="page-4-0"></span>**2. FEATURES**

- Fully static design 8-bit CMOS microcontroller.
- Wide supply voltage of 2.4V to 5.5V and wide frequency from 4MHz to 40MHz.
- 12T mode compatible with the tradition 8051 timing.
- 6T mode supported for double performance.
- On-chip RC oscillator of 22.1184MHz/11.0592MHz, trimmed to ±1% at room temperature for the precise system clock.
- Maximum 64k bytes Flash APROM for the application program.
- 2.5k bytes Flash LDROM for ISP code.
- Configurable size of Data Flash, 64k-byte shared with APROM.
- In-System-Programmable (ISP) built in. ISP Erasing or programming supports wide operating voltage 3.0V to 5.5V.
- Flash 10,000 writing cycle endurance. Greater than 10 years data retention under 85℃.
- 256 bytes of on-chip RAM.
- 1k bytes of on-chip auxiliary RAM (XRAM).
- 64k bytes Program Memory address space and 64k bytes Data Memory address space.
- $\bullet$  Maximum five 8-bit general purpose I/O ports pin-to-pin compatible with standard 8051, additional  $\overline{\text{INT2}}$ and  $\overline{\text{INT3}}$  on packages except DIP-40.
- Three 16-bit Timers/Counters.
- One dedicate timer for Power Down mode waking-up.
- One full-duplex UART port.
- Five pulse width modulated (PWM) output channels.
- One SPI communication port.
- 11-source, 4-priority-level interrupts capability.
- Programmable Watchdog Timer.
- Power-on reset.
- Brown-out detection interrupt and reset, 4-level selected.
- Supports software reset function.
- Built-in power management with Idle mode and Power Down mode.

**READ ON BOOK** 

## nuvoTon

- Code lock for data security.
- Much lower power consumption than other standard 8051 productions.
- Industrial temperature grade, -40℃to +85℃ range.
- **Strong ESD, EFT immunity.**
- **•** Development Tool:
	- Parallel Programmer/Writer.
	- Nuvoton 8-bit Microcontroller ISP Writer.
- Package:





### <span id="page-6-0"></span>**3. BLOCK DIAGRAM**

[Figure 3](#page-6-1)–1 shows the functional block diagram of N78E517A. It gives the outline of the device. The user can find all the device"s peripheral functions in the diagram.

<span id="page-6-1"></span>



### <span id="page-7-0"></span>**4. PIN CONFIGURATIONS**



**Figure 4–1. Pin Assignment of DIP 40-Pin** 



### **Figure 4–2. Pin Assignment of PLCC 44-Pin**



**Figure 4–3. Pin Assignment of PQFP/TQFP 44-Pin** 





### **Table 4–1. Pin Description**



### **Table 4–1. Pin Description**



#### **Table 4–1. Pin Description**



**[1]** I/O type description. I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pins, ST: Schmitt trigger.

**[2]** While switching to 6T mode, ALE will run at 1/3 of Fosc.

**[3]** A full 8-bit P4 is just on LQPF-48 package. PLCC-44, PQFP-44, and TQFP-44 just have low nibble 4 bits of P4. DIP-40 A full 8-bit P4 is just on Lurr-40 package...<br>does not have this additional P4.

物质

The application circuit is shown below. The user is recommended follow the circuit enclosed by gray blocks to achieve the most stable and reliable operation of MCU especially in a noisy power environment for a healthy EMS immunity. If internal RC oscillator is used as the system clock, a 0.1μF capacitor should be added to gain a precise RC frequency.



**Figure 4–5. Application Circuit for Execution of Internal Program Code with External Crystal** 







### <span id="page-13-0"></span>**5. MEMORY ORGANIZATION**

A standard 8051 based MCU divides the memory into two different sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction codes, whereas the Data Memory is used to store data or variations during the program execution.

Data Memory occupies a separate address space from Program Memory. In N78E517A, there are 256 bytes of internal scratch-pad RAM and up to 64k bytes of memory space for external Data Memory. The MCU generates the 16-bit or 8-bit addresses, read and write strobe signals ( RD and WR , respectively) during external Data Memory access. For many applications which need more internal RAM, N78E517A possesses on-chip 1k bytes of RAM (called XRAM) accessed by MOVX instruction.

The whole embedded flash is divided into 4 banks, APROM for storage of user"s program code, Data Flash for parameter data storage, LDROM for ISP program and CONFIG bytes. Each bank is accumulated page by page and the page size is 256 bytes. The flash control unit supports Page Erase, Byte Program, and Byte Read modes. The external writer tools though specific I/O pins or the internal ISP (In System Programming) function can both performs these modes.

### <span id="page-13-1"></span>**5.1 Internal Program Memory**

Program Memory is the one, which stores the program codes to execute, as shown in [Figure 5](#page-14-0)–1. While EA pin is pulled high and after any reset, the CPU begins execution from location 0000H where should be the starting point of the user"s application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the Program Memory. Each interrupt is assigned with a fixed location in the Program Memory. The interrupt causes the CPU to jump to that location with where it commences execution of the interrupt service routine (ISR). External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. However longer service routines should use a JMP instruction to skip over subsequent interrupt locations if other interrupts are in use.

N78E517A provides two internal Program Memory bank APROM and LDROM. Although they both behave the same as the standard 8051 Program Memory, they play different rules according to their ROM size. The APROM on N78E517A can be 64k-byte size maximum. The user"s main program code is normally put inside.

<span id="page-14-0"></span>**REAT ROAD** 

All instructions are fetched for execution from this area. The MOVC instruction can also read this flash memory region.

N78E517A supports the other individual Program Memory bank called LDROM besides APROM. The main function of LDROM is to store the ISP application program. User may develop the ISP in LDROM for updating APROM content. The program in APROM can also re-program LDROM. For ISP details and configuration bit setting related with APROM and LDROM, see Section [18.](#page-91-0) "[IN SYSTEM PROGRAMMING \(ISP\)](#page-91-0)" on page [92.](#page-91-0) Note that because APROM and LDROM are hardware individual blocks, consequently if CPU reboots from LDROM, CPU will automatically re-vectors Program Counter 0000H to the LDROM start address. Therefore, CPU accounts the LDROM as an independent Program Memory and all interrupt vectors are independent from APROM.





### <span id="page-15-0"></span>**5.2 External Program Memory**

N78E517A is a 16-bit address-width CPU. It can address 64k-byte program code. Besides the internal Program Memory, the external additional Program Memory is also can be used. The external program addressing will be executed under cases below.

1. The PC (Program Counter) value is beyond the boundary size address of APROM or LDROM while EA pin is pulled high during power on. The CPU will continue to fetch the external Program Memory.

2. While EA pin is pulled low during power on period, The CPU will run totally 64k-byte code externally.

While the external mode is running, the P0 and P2 will produce address and data signals to fetching external Program Memory. In this case, P0 and P2 cannot be general purpose I/O anymore. PSEN will also toggle out to strobe the external Program Memory. For the hardware circuit for external program execution, see [Figure 5](#page-15-1)– [2. Program Memory Interface.](#page-15-1)

For security  $\overline{EA}$  pin state will be locked after power on. The user cannot switch the program running internally or externally by  $\overline{EA}$  after power on. The other design for data security is MOVC lock enable (MOVCL, CONFIG0.2). While this bit is set 0, The external Program Memory code is inhibited to read internal APROM or LDROM contents through MOVC instruction.



<span id="page-15-1"></span>

### <span id="page-16-0"></span>**5.3 Internal Data Memory**

[Figure 5](#page-17-0)–3 shows the internal and external Data Memory spaces available on N78E517A. Internal Data Memory can be divided into three blocks. They are the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 bytes of SFR space. Internal Data Memory addresses are always 8-bit wide, which implies an address space of only 256 bytes. Direct addressing higher than 7FH will access the special function registers (SFRs) space and indirect addressing higher than 7FH will access the upper 128 bytes of RAM. Although the SFR space and the upper 128 bytes of RAM share the same logic address, 80H through FFH, actually they are physically separate entities. Direct addressing to distinguish with the higher 128 bytes of RAM can only access these SFRs. Sixteen addresses in SFR space are either byte-addressable or bit-addressable. The bitaddressable SFRs are those whose addresses end in 0H or 8H.

The lower 128 bytes of internal RAM are present in all 8051 devices. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call these registers as R0 through R7. Two bits RS0 and RS1 in the Program Status Word (PSW[3:4]) select which Register Bank is used. It benefits more efficiency of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes above the Register Banks (byte-address 20H through 2FH) form a block of bit-addressable memory space (bitaddress 00H through 7FH). The 8051 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All bytes in the lower 128-byte space can be accessed by either direct or indirect addressing. Indirect addressing can only access the upper 128.

 *- 17 - Revision: V2.2* Another application implemented with the whole block of internal 256-byte RAM is for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a JMP, CALL or interrupt is invoked, the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07H at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



#### **Figure 5–3. N78E517A Data Memory Structure**

<span id="page-17-0"></span>

**Figure 5–4. 256 bytes Internal RAM Addressing** 

### <span id="page-18-0"></span>**5.4 On-chip XRAM**

N78E517A provides additional on-chip auxiliary RAM called XRAM to enlarge RAM space. The 1024 bytes of XRAM (000H to 3FFH) are indirectly accessed by move external instruction MOVX. For details, see Section [8.](#page-29-0)  "[AUXILIARY RAM \(XRAM\)](#page-29-0)" on page [30.](#page-29-0)

### <span id="page-18-1"></span>**5.5 External Data Memory**

Access to external Data Memory can use either a 16-bit address (using "MOVX @DPTR") or an 8-bit address (using 'MOVX  $\mathcal{Q}$ Ri', i = 0 or 1). For another 1k-byte XRAM exists, remember the bit XRAMEN (CHPCON.4) should be cleared as logic 0 in order to access the range of 000H to 3FFH address of the external Data Memory.

16-bit addresses are often used to access up to 64k bytes of external RAM. Whenever a 16-bit address is used, P0, P2, P3.7 and P3.6 serve as the low byte address/data, the high byte address, RD strobe and WR strobe signals respectively. Meanwhile the pins listed above cannot be used as general purpose I/O during external Data Memory access.

8-bit addresses are often used in conjunction with one or more other I/O lines to page the RAM. For example, if a 1k-byte external RAM is used, Port 0 serves as a multiplexed address/data bus to the RAM, and 2 pins of Port 2 are used to page the RAM. The CPU generates  $\overline{RD}$  and  $\overline{WR}$  (alternate functions of P3.7 and P3.6) to strobe the memory. In 8-bit addressing mode, P2 pins other than the two pins for RAM paging are free for general purpose I/O usage. It facilitates P2 application. Of course, the user may use any other I/O lines instead of P2 to page the RAM.

 *- 19 - Revision: V2.2* In all cases, the low byte of the address is time-multiplexed with the data byte on Port 0. ALE (Address Latch Enable) should be used to capture the address byte into an external latch. The address byte is valid at the negative transition of ALE. Then, in a write cycle, the data byte to be written appears on Port 0 just before  $\overline{WR}$ is activated, and remains there until after  $\overline{WR}$  is deactivated. In a read cycle, the incoming byte is accepted at Port 0 just before the read strobe is deactivated. During any access to external memory, the CPU writes 0FFH to the Port 0 latch (P0 in SFRs), thus obliterating whatever information the Port 0 SFR may have been holding.



**Figure 5–5. Data Memory Interface** 

### <span id="page-19-0"></span>**5.6 On-chip Non-volatile Data Flash**

N78E517A additionally has Data Flash. The Data Flash is non-volatile so that it remains its content even after the power is off. Therefore, in general application the user can write or read data which rules as parameters or constants. Be aware of Data Flash writing endurance of 10,000 cycles. By the software path, the Data Flash can be accessed only through ISP mode. Note that the erasing or writing of Data Flash should not operates under  $V_{DD}$  3.0V for ISP limitation. For Data Flash accessing with ISP, please see Section [18.](#page-91-0) "IN SYSTEM [PROGRAMMING \(ISP\)](#page-91-0)" on page [92](#page-91-0) for details. For the design for security, ISP is invalid while external Program Memory executes. The Data Flash, therefore, cannot be accessed with external memory code. Of course the Data Flash can be accessed via hardware with parallel Programmer/Writer.

The Data Flash size is software adjustable on N78E517A by updating the content of SHBDA. SHBDA[7:0] represents the high byte of 16-bit Data Flash start address and the low byte are hardware set to 00H. The value of SHBDA is loaded from the content of CONFIG1 (CHBDA) after all resets. The application program can dynamically adjust the Data Flash size by resetting SHBDA value. Once the Data Flash size is changed the APROM size is changed accordingly. SHBDA has time access protect while a write to SHBDA is required. Be aware that if CHBDA is 00H, the Data Flash size will be 64k bytes and there will be no APROM. CPU will execute codes in the external Program Memory.

The CONFIG bit DFEN (CONFIG0.0) should be programmed as a 0 before access the Data Flash block. If DFEN remains its unprogrammed value 1, APROM will occupy whole 64k-byte block.



**Figure 5–6. N78E517A Data Flash** 

#### **CONFIG0**



unprogrammed value: 1111 1111b



### **CONFIG1**



unprogrammed value: 1111 1111b



**[1]** Note that there will be no APROM if setting CHBDA 00H. CPU will execute codes in the external Program Memory.



### **SHBDA – SFR High Byte of Data Flash Starting Address (TA protected)**





**CONVERT** 

**[1]** SHBDA is loaded from CONFIG1 after all resets.



### <span id="page-22-0"></span>**6. SPECIAL FUNCTION REGISTER (SFR)**

The N78E517A uses Special Function Registers (SFRs) to control and monitor peripherals and their modes. The SFRs reside in the register locations 80-FFH and are accessed by direct addressing only. Some of the SFRs are bit-addressable. It is very useful in cases where users would like to modify a particular bit directly without changing other bits. Those which are bit-addressable SFRs end their addresses as 0H or 8H. N78E517A contains all the SFRs presenting in the standard 8051. However some additional SFRs are built in. Therefore, some of unused bytes in the original 8051 have been given new functions. The SFRs is listed below.



### **Table 6–1. N78E517A Special Function Registers Mapping**

**In Bold** bit-addressable - **reserved** 

 *- 23 - Revision: V2.2 Note that the reserved SFR addresses must be kept in their own initial states. Users should never change their values.* 

### <span id="page-23-0"></span>**Table 6–2. N78E517A SFR Description and Reset Values**



#### **Table 6–2. N78E517A SFR Description and Reset Values**



**[1]** ( ) item means the bit address in bit-addressable SFRs.

**[2]** Reset value symbol description. 0: logic 0, 1: logic 1, U: unchanged, X: see **[4] - [6]**.

**[3]** These SFRs have TA protected writing.

**[4]** BOF has different power-on reset value according to CBODEN (CONFIG2.7) and CBORST (CONFIG2.4). Se[e Table](#page-108-0)  21–[1. BOF Reset Value.](#page-108-0)

[5] BOS is a read-only flag decided by V<sub>DD</sub> level while Brown-out detection is enabled.

**[6]** These SFRs have bits which are initialized after specified reset by loading certain bits in CONFIG bytes. See Section [24.](#page-116-0) "[CONFIG BYTES](#page-116-0)" on page [117 f](#page-116-0)or details.

 *- 25 - Revision: V2.2 Note that bits marked in "-" must be kept in their own initial states. Users should never change their* 

*values.* 

*Publication Release Date: September 4, 2012* 



### <span id="page-25-0"></span>**7. GENERAL 80C51 SYSTEM CONTROL**



Address: E0H reset value: 0000 0000b



### **B – B Register (bit-addressable)**



Address: F0H **reset value: 0000 0000b** reset value: 0000 0000b



### **SP – Stack Pointer**



Address: 81H reset value: 0000 0111b



### **DPL – Data Pointer Low Byte**



**Bit** Name **Name Description** 7:0 DPL[7:0] **Data pointer low byte.**  This is the low byte of the standard 8051 16-bit data pointer. DPL combined with DPH serve as a 16-bit data pointer DPTR to address non-scratch-pad memory or Program Memory.

### **DPH – Data Pointer High Byte**



**Bit Name Name Accounting the Description** 7:0 DPH[7:0] **Data pointer high byte.**  This is the high byte of the standard 8051 16-bit data pointer. DPH combined with DPL serve as a 16-bit data pointer DPTR to address non-scratch-pad memory or Program Memory.

#### **PSW – Program Status Word (bit-addressable)**







### **Table 7–1. Instructions that affect flag settings**



**[1]** X indicates the modification depends on the result of the instruction.

### **PCON – Power Control**



Ŷ.

Address: 87H reset value: see <u>Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)</u>





### <span id="page-29-0"></span>**8. AUXILIARY RAM (XRAM)**

N78E517A provides additional on-chip 1k-byte RAM called XRAM to enlarge the RAM space. It occupies the address space from 000H through 3FFH. The XRAM is enabled after all resets. The 1024 bytes of XRAM are indirectly accessed by move external instruction MOVX @DPTR or MOVX @Ri along with XRAMAH. (If XRAM is enabled, MOVX @Ri cannot be used to access external RAM anymore.) This block of XRAM shares the same logic address of 000H through 3FFH with the external RAM. A DPTR value given larger than 03FFH will map to the external RAM no matter of the value of bit XRAMEN (CHPCON.4). If the user would like to access contents within 000H to 3FFH address of the off-chip external XRAM, the XRAMEN bit should be cleared as logic 0. (Note that CHPCON is a TA writing protected SFR.) When the XRAM is accessed, the address fetching signal will not emit via P0, P2,  $\overline{WR}$ , and  $\overline{RD}$ . Note that the stack pointer cannot locate in any part of XRAM.

### **CHPCON – Chip Control (TA protected)**





#### **XRAMAH – XRAM Address High Byte**









 $A, #5BH$ MOVX @DPTR,A

MOV DPTR, #0123H ; write #5BH to XRAM with address @0123H.<br>MOV A, #5BH

**CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION CONSTRUCTION** 

MOVX A,@DPTR

MOV DPTR, #0123H ; read from XRAM with address @0123H.



# <span id="page-31-0"></span>**9. I/O PORT STRUCTURE AND OPERATION**

nuvoTon

N78E517A has maximum five 8-bit width, bit-addressable ports P0-P4. The configuration of P1-P4 is the quasi bi-directional I/O. This type rules as both input and output. When the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a large current. In the quasi bi-directional I/O structure, there are three pull-up transistors. Each of them serves different purposes. One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch contains a logic 1. The "very weak" pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the outside port pin itself is at a logic 1 level. This pull-up provides the primary source current for a quasi bi-directional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the "weak" pull-up turns off, and only the "very weak" pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current (larger than  $I_{\text{TI}}$ ) to overcome the "weak" pull-up and make the voltage on the port pin below its input threshold (lower than  $V_{IL}$ ).

The third pull-up is the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for two-peripheral-clock time in order to pull the port pin high quickly. Then it turns off and "weak": pullup continues remaining the port pin high. The quasi bi-directional port structure is shown below.



**Figure 9–1. Quasi Bi-direction I/O Structure** 

The default configuration of P0 is open-drain structure. To serve as an I/O port the external pull-up resistor is always necessary. N78E517A also provide an internal P0 pull-up resistors for each pins. Via setting P0UP (P0OR.0) P0 will switch on its weak pull-up internally and behave the same as the quasi bi-directional I/O pins.

P0 and P2 also serve as address/data bus when external memory is running or is accessed by MOVC or MOVX instruction. In these cases, it has strong pull-up and pull-down. In this application, there is no need of any external pull-up resistor. While external mode execution, P0 and P2 cannot be used as general purpose I/O anymore.

In standard 8051 instruction set, one kind of instructions, read-modify-write instructions, should be specially taken care of. Instead of the normal instructions, the read-modify-write instructions read the internal port latch and write back to the port SFR. Read-modify-write instructions are listed as follows:



The last three seems not obviously read-modify-write instructions but actually they are. They read the entire port latch value, modify the changed bit, then write the new value back to the port latch.

#### **P0 – Port 0 (bit-addressable)**







#### **P0OR – P0 Option Register**





### **P1 – Port 1 (bit-addressable)**



Address: 90H **reset value: 1111 1111b** 



### **P2 – Port 2 (bit-addressable)**





### **P3 – Port 3 (bit-addressable)**





#### **P4 – Port 4 (bit-addressable)**







### <span id="page-35-0"></span>**10. TIMERS/COUNTERS**

N78E517A has three 16-bit programmable timers/counters.

### <span id="page-35-1"></span>**10.1 Timer/Counters 0 and 1**

Timer/Counter 0 and 1 on N78E517A are two 16-bit Timer/Counters. Each of them has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. TCON and TMOD can configure modes of Timer/Counter 0 and 1.

The Timer or Counter function is selected by the  $C/\overline{T}$  bit in TMOD. Each Timer/Counter has its own selection bit. TMOD.2 selects the function for Timer/Counter 0 and TMOD.6 selects the function for Timer/Counter 1

When configured as a "Timer", the timer counts clock cycles. The timer clock is 1/6 of the peripheral clock (F<sub>PERIPH</sub>). In the "Counter" mode, the register increases on the falling edge of the external input pins T0 for Timer 0 and T1 for Timer 1. If the sampled value is high in one machine-cycle and low in the next, a valid 1 to 0 transition on the pin is recognized and the count register increases.

In addition, each Timer/Counter can be set to operate in any one of four possible modes. Bits M0 and M1 in TMOD do the mode selection.



### **TMOD – Timer 0 and 1 Mode**

Address: 89H **Address: 89H reset value: 0000 0000b** 




### **TCON – Timer 0 and 1 Control (bit-addressable)**



25 Or



### **TL0 – Timer 0 Low Byte**



表示

reset value: 0000 00000





### **TH0 – Timer 0 High Byte**





### **10.1.1 Mode 0 (13-bit Timer)**

In Mode 0, the Timer/Counter is a 13-bit counter. The 13-bit counter consists of THx and the five lower bits of TLx. The upper three bits of TLx are ignored. The Timer/Counter is enabled when TRx is set and either GATE is 0 or  $\overline{\text{INTx}}$  is 1. Gate = 1 allows the Timer to calculate the pulse width on external input pin  $\overline{\text{INTx}}$ . When the 13-bit value moves from 1FFFH to 0000H, the Timer overflow flag TFx is set and an interrupt occurs if enabled. Note that the peripheral clock is  $F_{\text{OSC}}/2$  in 12T mode and is  $F_{\text{OSC}}$  in 6T mode. See <u>Section [20.](#page-102-0) "[CLOCK](#page-102-0) SYSTEM" on page 103.</u> [SYSTEM](#page-102-0)" on page [103.](#page-102-0)





**Figure 10–1. Timer/Counters 0 and 1 in Mode 0** 

### **10.1.2 Mode 1 (16-bit Timer)**

Mode 1 is similar to Mode 0 except that the counting registers are fully used as a 16-bit counter. Roll-over occurs when a count moves FFFFH to 0000H. The Timer overflow flag TFx of the relevant Timer/Counter is set and an interrupt will occurs if enabled.



**Figure 10–2. Timer/Counters 0 and 1 in Mode 1** 

#### **10.1.3 Mode 2 (8-bit Auto-reload Timer)**

In Mode 2, the Timer/Counter is in auto-reload mode. In this mode, TLx acts as an 8-bit count register whereas THx holds the reload value. When the TLx register overflows from FFH to 00H, the TFx bit in TCON is set, TLx is reloaded with the contents of THx, and the counting process continues from here. The reload operation leaves the contents of the THx register unchanged. This feature is best suitable for UART baud rate generator for it runs without continuous software intervention. Note that only Timer1 can be the baud rate source for UART. Counting is enabled by the TRx bit and proper setting of GATE and INTx pins. The functions of GATE and INTx pins are just the same as Mode 0 and 1.





**Figure 10–3. Timer/Counter 0 and 1 in Mode 2** 

### **10.1.4 Mode 3 (Two Separate 8-bit Timers)**

Mode 3 has different operating methods for the two Timer/Counters. For Timer/Counter 1, Mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. TL0 uses the Timer/Counter 0 control bits  $C/\overline{T}$ , GATE, TR0,  $\overline{INT0}$ , and TF0. The TL0 also can be used as a 1-to-0 transition counter on pin T0 as determined by  $C/\overline{T}$  (TMOD.2). TH0 is forced as a clock cycle counter and takes over the usage of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in case which an extra 8 bit timer is needed. If Timer/Counter 0 is configured in Mode 3, Timer/Counter 1 can be turned on or off by switching it out of or into its own Mode 3. It can still be used in Modes 0, 1 and 2 although its flexibility is restricted. It no longer has control over its overflow flag TF1 and the enable bit TR1. However Timer 1 can still be used as a Timer/Counter and retains the use of GATE and INT1 pin. It can be used as a baud rate generator for the serial port or other application not requiring an interrupt.



### **10.2 Timer/Counter 2**

Timer/Counter 2 is a 16-bit up counter, which is configured by the T2MOD and T2CON registers. The count stores in two 8-bit cascade registers TH2 and TL2. Timer/Counter 2 is additionally equipped with a capture or reload capability. It also can be configured as the baud rate generator for UART or a square wave generator. The features listed above could be achieved because of the addition Timer/Counter 2 capture registers RCAP2H and RCAP2L. As with the Timer 0 and Timer 1 counters, there exists considerable flexibility in selecting and controlling the clock and in defining the operating mode. The clock source for Timer/Counter 2 may be selected from either the external T2 pin ( $C/\overline{T2}$  (T2CON.1) = 1) or the crystal oscillator ( $C/\overline{T2}$  = 0). The clock is then enabled when TR2 (T2CON.2) is a 1, and disabled when TR2 is a 0. The following registers are related to Timer/Counters 2 function.

#### **T2CON – Timer 2 Control (bit-addressable)**



**Bit** Name **Description** 7 TF2 **Timer 2 overflow flag.**  This bit is set when Timer 2 overflows. If the Timer 2 interrupt and the global interrupt are enable, setting this bit will make CPU execute Timer 2 interrupt service routine. This bit is not automatically cleared via hardware and must be cleared via software. TF2 will not be set while Timer 2 is configured in the baud rate generator or clockout mode. 6 EXF2 **Timer 2 external flag.**  This bit is set via hardware when a 1-to-0 transition on the T2EX input pin occurs and EXEN2 is logic 1. When the Timer 2 interrupt is enabled, setting this bit causes the CPU to execute the Timer 2 Interrupt service routine. This bit is not automatically cleared via hardware and must be cleared via software. 5 RCLK **Receive clock flag.**  This bit selects which Timer is used for the UART"s receive clock in serial Mode 1 or 3. 0 = Timer 1 overflows is used for UART receive baud rate clock. 1 = Timer 2 overflows is used for UART receive baud rate clock. 4 TCLK **Transmit clock flag.**  This bit selects which Timer is used for the UART"s transmit clock in serial Mode 1 or 3. 0 = Timer 1 overflows is used for UART transmit baud rate clock. 1 = Timer 2 overflows is used for UART transmit baud rate clock.



### **T2MOD – Timer 2 Mode**



Address: C9H reset value: 0000 0000b



### **RCAP2L – Timer 2 Reload/Capture Low Byte**





#### **RCAP2H – Timer 2 Reload/Capture High Byte**



reset value: 0000 00000



#### **TL2 – Timer 2 Low Byte**



Address: CCH reset value: 0000 0000b



#### **TH2 – Timer 2 High Byte**



Address: CDH reset value: 0000 0000b



Timer/Counter 2 provides four operating mode which can be selected by control bits in T2CON and T2MOD as shown in table below. Note that the TH2 and TL2 are accessed separately. It is strongly recommended that the user stop Timer 2 temporally for a reading from or writing to TH2 and TL2. The free-running reading or writing may cause unpredictable situation.









**[1]** The capture is valid while EXEN2 (T2CON.3) is a 1. Or Timer/Counter 2 behaves just like a 16-bit timer/counter. **[2]** C/T2 (T2CON.1) must be 0.

#### **10.2.1 Capture Mode**

The capture mode is enabled by setting the CP/RL2 bit in the T2CON register to 1. In the capture mode, Timer/Counter 2 serves as a 16 bit up counter. When the counter rolls over from FFFFH to 0000H, the TF2 bit is set, which will generate an Timer 2 interrupt request. If the EXEN2 bit is set, then a negative transition of T2EX pin (alternative function of P1.1) will cause the value in the TL2 and TH2 register to be captured by the RCAP2L and RCAP2H registers. The TH2 and TL2 keeps on counting while this capture event occurs. This capture action also causes the EXF2 (T2CON.6) bit set, which will also generate an Timer 2 interrupt. If Timer 2 interrupt enabled, both TF2 and EXF2 flags will generate interrupt vectoring to the same location. The user should check which one triggers the Timer 2 interrupt in the interrupt service routine.



**Figure 10–5. Timer/Counter 2 in Capture Mode** 

### **10.2.2 Auto-reload Mode**

The auto-reload mode is enabled by clearing the  $\text{CP}/\text{RL2}$  bit in the T2CON register. In this mode, Timer/Counter 2 is a 16 bit up counter. When the counter rolls over from FFFFH, TF2 (T2CON.7) is set as 1 and a reload is generated that causes the contents of the RCAP2L and RCAP2H registers to be reloaded into the TL2 and TH2 registers respectively. If the EXEN2 bit is set, then a negative transition on T2EX pin will also cause a reload. This action also sets the EXF2 bit in T2CON.





**Figure 10–6. Timer/Counter 2 in Auto-reload Mode** 

#### **10.2.3 Baud Rate Generator Mode**

The Timer 2 can generate the baud rate for UART in its Mode 1 and 3. The baud rate generator mode is enabled by setting either the RCLK or TCLK bits in T2CON register. While in the baud rate generator mode, Timer/Counter 2 is a 16 bit counter with auto-reload when the count rolls over from FFFFH. However, rolling over is used to generate the shift clock for UART data rather than to set the TF2 bit. If EXEN2 bit is set, then a negative transition of the T2EX pin will set EXF2 bit in the T2CON register and cause an interrupt request. It simply provides a external interrupt. Note that TCLK and RCLK are selected individually, the serial port transmit rate can be different from the receive rate. For example the transmit clock can be generated from Timer 2 by setting TCLK and the receive clock from Timer 1 by clearing RCLK.



**REACTOR** 

**RESIDERADOR** 

### **10.2.4 Clock-out Mode**

Timer 2 is equipped with a clock-out feature, which outputs a 50% duty cycle clock on P1.0. It can be invoked as a programmable clock generator. To configure Timer 2 with clock-out mode, software must initiate it by setting bit T2OE (TMOD.1) = 1,  $C/\overline{T2}$  = 0 and  $CP/\overline{RL2}$  = 0. Setting bit TR2 will start the clock output. This mode is similar to the baud rate generator mode which does not generate an interrupt while Timer 2 overflow. Similar with the baud rate generator mode, T2EX can also be configured as a simple external interrupt.

The clock-out frequency follows the equation  $\frac{\mathsf{F}_{\text{OSC}}}{2 \times 2^{\mathsf{EN6T}} \times (65536 - (\mathsf{RCAP2H},\mathsf{RCAP2L}))}$ . EN6T <u>OSC</u>  $\times$ 2<sup>EN6T</sup>  $\times$  (65536– .

In this formula, EN6T is bit 6 of CONFIG3. While  $EN6T = 0$ , the clock system runs under 6T mode and the clock-out frequency will be double of that in 12T mode. (RCAP2H,RCAP2L) in the formula means  $256 \times RCAP2H + RCAP2L$ .





### **11. WATCHDOG TIMER**

### **11.1 Functional Description of Watchdog Timer**

N78E517A provides one Watchdog Timer to serve as a system monitor, which improve the reliability of the system. Watchdog Timer is useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. The Watchdog Timer is basic a setting of dividers that divide the peripheral clock. The divider output is selectable and determines the time-out interval. When the time-out interval is fulfilled, a direct system reset will occur.



**Figure 11–1. Watchdog Timer Block Diagram** 

The Watchdog Timer should first be reset 00H by using WDCLR(WDCON.6) to ensure that the timer starts from a known state. The WDCLR bit is used to reset the Watchdog Timer. This bit is self-cleared thus the user doesn"t need to clear it. After writing a 1 to WDCLR, the hardware will automatically clear it. After WDTEN set as 1, the Watchdog Timer starts counting. The time-out interval is selected by the three bits WPS2, WPS1, and WPS0 (WDCON[2:0]). When the selected time-out occurs, the Watchdog Timer will reset the system directly. Once a reset due to Watchdog Timer occurs, the Watchdog Timer reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset. The user may clear WDTRF via software. In general, software should restart the counter to put it into a known state by setting WDCLR. The Watchdog Timer also provides an WIDPD bit (WDCON.4) to allow the Watchdog Timer continuing running after the system enters into Idle or Power Down operating mode.

 *- 47 - Revision: V2.2* WDT counter should be specially taken care. The hardware automatically clears WDT counter after entering into or being woken-up from Idle or Power Down mode. It prevents unconscious system reset.



#### **CONFIG3**



unprogrammed value: 1111 1111b



#### **WDCON – Watchdog Timer Control (TA protected)**



Address: AAH reset value: see Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)



**[1]** WDTEN is initialized by the inversed value of CWDTEN (CONFIG3.7) after all resets.

**[2]** WIDPD and WPS[2:0] are cleared after power-on reset, and keep unchanged after any other resets.

**[3]** WDTRF will be cleared after power-on reset, be set after Watchdog Timer reset, and remains unchanged after any other resets.

The Watchdog time-out interval is determined by the formula  $\frac{1}{F_{\text{LOSC}} \times \text{clockdividerscalar}} \times 64$ 1 LOSC  $\frac{1}{x}$  x 64. Where F<sub>ILRC</sub> is

the frequency of internal 10kHz RC. The following table shows an example of the Watchdog time-out interval under different  $F_{WCK}$  and pre-scalars.

**ART ARTISTS AND ARTISTS** 



<span id="page-48-0"></span>**Table 11–1. Watchdog Timer-Out Interval under different pre-scalars** 

### **11.2 Applications of Watchdog Timer**

ARIC DESCRIPTION

The main application of the Watchdog Timer is for the system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute erroneous codes and operate in an unpredictable state. If this is left unchecked the entire system may crash. Using the Watchdog Timer during software development will require the user to select ideal watchdog reset locations for inserting instructions to reset the Watchdog Timer. By inserting the instruction setting WDCLR, it will allow the code to run without any Watchdog Timer reset. However If any erroneous code executes by any power of other interference, the instructions to clear the Watchdog Timer counter will not be executed at the required instants. Thus the Watchdog Timer reset will occur to reset the system start from an erroneously executing condition. The user should remember that WDCON requires a timed access writing.

### **12. POWER DOWN WAKING-UP TIMER**

### **12.1 Functional Description of Power Down Waking-up Timer**

N78E517A provides another free-running Timer, Power Down waking-up timer which serves as a event timer or a durational system supervisor in a monitoring system which generally operates in Idle or Power Down modes. This timer constructs basically by a set of dividers that divide the peripheral clock. The divider output is selectable and determines the time-out interval. When the time-out interval is fulfilled, it will wake the system up from Idle or Power Down mode and an interrupt event will occur.





The Power Down waking-up timer should first be reset 00H by using PDCLR(PDCON.6) to ensure that the timer starts from a known state. The PDCLR bit is used to restart the Power Down waking-up timer. This bit is self-cleared thus the user doesn't need to clear it. After writing a 1 to PDCLR, the hardware will automatically clear it. After PDTEN set as 1, the Power Down waking-up timer will start counting clock cycles. The time-out interval is selected by the three bits PPS2, PPS1, and PPS0 (PDCON[2:0]). When the selected time-out occurs, the Power Down waking-up timer will set the interrupt flag PDTF (PDCON.5). The Power Down wakingup timer interrupt enable bit locates at bit 1 in EIE. In general, software should restart the counter to put it into a known state by setting WDCLR.

#### **PDCON – Power Down Waking-up Timer Control**



Address: ABH reset value: 0000 0000b





The Power Down waking-up time-out interval is determined by the formula  $\mathsf{F}_{\textsf{LOSC}}$  × clock dividerscalar 1  $\times$  64

where  $F_{ILRC}$  is the frequency of internal 10kHz RC. The following table shows an example of the Power Down waking-up time-out interval under different pre-scalars.



<span id="page-50-0"></span>

### **12.2 Applications of Power Down Waking-up Timer**

The main application of the Power Down waking-up timer is a simple timer. The PDTF flag will be set while the Power Down waking-up timer completes the selected time interval. The software polls the PDTF flag to detect a time-out and the PDCLR allows software to restart the timer. The Power Down waking-up timer can also be used as a very long timer. Every time the time-out occurs, an interrupt will occur if the individual interrupt EPDT (EIE.1) and global interrupt enable EA is set.

In some application of low power consumption, the CPU usually stays in Idle mode when nothing needs to be served to save power consumption. After a while the CPU will be woken up to check if anything needs to be served at an interval of programmed period implemented by Timer 0, 1 or 2. However, the current consumption of Idle mode still keeps at a "mA" level. To further reducing the current consumption to "μA" level, the CPU should stay in Power Down mode when nothing needs to be served, and has the ability of waking up at a pro-

grammable interval. N78E517A is equipped with this useful function. It provides a very low power internal RC 10kHz. Along with the low power consumption application, the Power Down Waking-up timer needs to count under Idle and Power Down mode and wake CPU up from Idle or Power Down mode. The demo code to accomplish this feature is shown below.

The demo code of Power Down waking-up timer waking up CPU from Power Down.





### **13. SERIAL PORT**

N78E517A includes one enhanced full duplex serial port. The serial port supports three modes of full duplex UART (Universal Asynchronous Receiver and Transmitter) in Mode 1, 2, and 3. Full duplex means it can transmit and receive simultaneously. The serial port is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. The serial port receive and transmit registers are both accessed at SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register. There are four operation modes in serial port. In all four modes, transmission initiates by any instruction that uses SBUF as a destination register. Note that before serial port function works, the port latch bits of P3.0 and P3.1 (for RXT and TXD pins) have to be set to 1.







#### <span id="page-53-0"></span>**Table 13–1. Serial Port Mode Description**



**[1]** While SMOD (PCON.7) is logic 0.

#### **PCON – Power Control**





#### **SBUF – Serial Data Buffer**





#### **13.1 Mode 0**

Mode 0 provides synchronous communication with external devices. Serial data enters and exits through RXD pin. TXD outputs the shift clock. 8 bits are transmitted or received. Mode 0 therefore provides half-duplex communication because the transmitting or receiving data is via the same data line RXD. The baud rate is fixed at 1/12 the oscillator frequency in 12T Mode or 1/6 the oscillator frequency in 6T Mode. Note that whenever transmitting or receiving, the serial clock is always generated by the microcontroller. Thus any device on the serial port in Mode 0 must accept the microcontroller as the Master. [Figure 13](#page-55-0)-1 shows a simplified functional diagram of the serial port in Mode 0 and associated timing. Note that the peripheral clock is  $F_{OSC}/2$  in 12T mode and is F<sub>OSC</sub> in 6T mode. See Section [20.](#page-102-0) "[CLOCK SYSTEM](#page-102-0)" on page [103.](#page-102-0)



<span id="page-55-0"></span>

As shown there is one bi-direction data line (RXD) and one shift clock line (TXD). The shift clock is used to shift data in or out of the serial port controller bit by bit for a serial communication. Data bits enter or exit LSB first. The band rate is equal to the shift clock frequency.

Transmission is initiated by any instruction writes to SBUF. The control block will then shift out the clock and begin to transfer data until all 8 bits are complete. Then the transmitted flag TI (SCON.1) will be set 1 to indicate one byte transmitting complete.

Reception is initiated by the condition REN (SCON.4) = 1 and RI (SCON.0) = 0. This condition tells the serial port controller that there is data to be shifted in. This process will continue until 8 bits have been received. Then the received flag RI will be set as 1. The user can clear RI to trigger the next byte reception.

### **13.2 Mode 1**

Mode 1 supports asynchronous, full duplex serial communication. The asynchronous mode is commonly used for communication with PCs, modems or other similar interfaces. In Mode 1, 10 bits are transmitted (through TXD) or received (through RXD) including a start bit (logic 0), 8 data bits (LSB first) and a stop bit (logic 1). The baud rate is determined by the Timer 1 or Timer 2 overflow rate according to RCLK and TCLK bits in T2CON. SMOD (PCON.7) setting 1 makes the baud rate double while Timer 1 is selected as the clock source. Figure [13](#page-57-0)–2 shows a simplified functional diagram of the serial port in Mode 1 and associated timings for transmit and receive.



<span id="page-57-0"></span>

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First the start bit comes out, the 8-bit data follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI (SCON.1) will be set to indicate one byte transmission complete. All bits are shifted out depending on the rate determined by the baud rate generator.

Once the baud rate generator is activated and REN (SCON.4) is 1, the reception can begin at any time. Reception is initiated by a detected 1-to-0 transition at RXD. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions must be met to load SBUF with the received data:

1. RI  $(SCON.0) = 0$ , and

2. Either SM2 (SCON.5) = 0, or the received stop bit = 1 while SM2 = 1.

If these conditions are met, then the SBUF will be loaded with the received data, the RB8 (SCON.2) with stop bit, and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-0 transition on RXD pin in order to start next data reception.

### **13.3 Mode 2**

**9ram**<br> **1999**<br> *Indian Property Security 1999*<br>
<br> **1999**<br>
1999<br>
1999 Mode 2 supports asynchronous, full duplex serial communication. Different from Mode1, there are 11 bits to be transmitted or received. They are a start bit (logic 0), 8 data bits (LSB first), a programmable  $9<sup>th</sup>$  bit TB8 or RB8 bit and a stop bit (logic 1). The most common use of  $9<sup>th</sup>$  bit is to put the parity bit in it. The baud rate is fixed as 1/32 or 1/64 the oscillator frequency depending on SMOD bit. (Condition above is under 12T mode. Under 6T mode, the baud rate will be 1/16 or 1/32 the oscillator frequency.) [Figure 13](#page-59-0)–3 shows a simplified functional diagram of the serial port in Mode 2 and associated timings for transmit and receive.

<span id="page-59-0"></span>

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First the start bit comes out, the 8-bit data and bit TB8 (SCON.3) follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI will be set to indicate the transmission complete.

While REN is set, the reception is allowed at any time. A falling edge of a start bit on RXD will initiate the reception progress. Data will be sampled and shifted in at the selected baud rate. In the midst of the  $9<sup>th</sup>$  bit, certain conditions must be met to load SBUF with the received data:

1. RI  $(SCON.0) = 0$ , and

2. Either SM2(SCON.5) = 0, or the received  $9<sup>th</sup>$  bit = 1 while SM2 = 1.

If these conditions are met, then the SBUF will be loaded with the received data, the RB8(SCON.2) with TB8 bit and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-0 transition on RXD pin in order to start next data reception.

#### **13.4 Mode 3**

Mode 3 has the same operation as Mode 2, except its baud rate clock source. As shown is [Figure 13](#page-61-0)–4, Mode 3 uses Timer 1 or Timer 2 overflow as its baud rate clock.



<span id="page-61-0"></span>

### **13.5 Baud Rate**

**Table 13–2. UART Baud Rate Formulas** 

<b>UART</b> mode	<b>Baud rate clock source</b>	EN6T (CONFIG3.6) value	
		(12T mode)	(6T mode) 0
0	Oscillator	$F_{\rm OSC}$ /12	$F_{\rm osc}$ /6
$\overline{2}$	Oscillator	$2^{SMOD}$ $\times F_{\rm OSC}$ 64	$2^{SMOD}$ $\times F_{\rm OSC}$ 32
or 3	Timer/Counter 1 overflow <sup>[1]</sup>	$2^{SMOD}$ $F_{\rm OSC}$ $12\times(256-TH)$ 32	2SMOD $F_{\rm osc}$ $12 \times (256 - TH)$ 16
	Timer/Counter 2 overflow <sup>[2]</sup>	$F_{\rm osc}$ $[3]$ $32\times (65536 - (RCAP2H, RCAP2L))$	$F_{\rm osc}$ $16\times (65536 - (RCAP2H, RCAP2L))$

**[1]** Timer 1 is configured as a timer in auto-reload mode (Mode 2).

**[2]** Timer 2 is configured as a timer in baud rate generator mode.

 $[3]$  (RCAP2H, RCAP2L) in the formula means  $256 \times RCAP2H + RCAP2L$ .

Note that in using Timer 1 as the baud rate generator, the interrupt should be disabled. In using Timer 2, the interrupt is automatically switched off. The Timer itself can be configured for either "Timer" or "Counter" operation. Timer 1 can be in any of its 3 running modes. In the most typical applications, it is configured for "Timer" operation, in the auto-reload mode (Mode2). If Timer 1 is used as the baud rate generator, the reloaded value is stored in TH1. Therefore the baud rate is determined by TH1 value. If Timer 2 is used, the user should configure it in baud rate generator mode (RCLK or TCLK in T2CON is logic 1) and give 16-bit reloaded value in RCAP2H and RCAP2L.

[Table 13](#page-62-0)–3 lists various commonly used baud rates and how they can be obtained from Timer 1. In this mode, Timer 1 as an auto-reload Timer operates in 12T mode and SMOD (PCON.7) is 0. [Table 13](#page-63-0)–4 is for Timer 2 as the baud rate generator. Timer 2 operates in baud rate generator mode in 12T mode. In 6T mode, the baud rate generated from both Timer 1 and Timer 2 overflows will be doubled.

<span id="page-62-0"></span>





#### <span id="page-63-0"></span>**Table 13–4. Timer 2 Generated Commonly Used Baud Rates**



### **13.6 Multiprocessor Communication**

N78E517A multiprocessor communication feature of UART lets a Master device send a multiple frame serial message to a Slave device in a multi-slave configuration. It does this without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART mode 2 or 3 mode. After 9 data bits are received. The  $9<sup>th</sup>$  bit value is written to RB8 (SCON.2). The user can enable this function by setting SM2 (SCON.5) as a logic 1 so that when the stop bit is received, the serial interrupt will be generated only if RB8 is 1. When the SM2 bit is 1, serial data frames that are received with the 9<sup>th</sup> bit as 0 do not generate an interrupt. In this case, the  $9<sup>th</sup>$  bit simply separates the address from the serial data.

When the Master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte: In an address byte, the  $9<sup>th</sup>$  bit is 1 and in a data byte, it is 0. The address byte interrupts all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave then clears its SM2

bit and prepares to receive incoming data bytes. The SM2 bits of slaves that were not addressed remain set, and they continue operating normally while ignoring the incoming data bytes.

Follow these steps to configure multiprocessor communications.

1. Set all devices (Masters and Slaves) to UART mode 2 or 3.

2. Write the SM2 bit of all the Slave devices to 1.

3. The Master device"s transmission protocol is:

- First byte: the address, identifying the target slave device,  $(9<sup>th</sup> bit = 1)$ .
- Next bytes: data,  $(9^{th})$  bit = 0).

4. When the target Slave receives the first byte, all of the Slaves are interrupted because the  $9<sup>th</sup>$  data bit is 1. The targeted Slave compares the address byte to its own address and then clears its SM2 bit in order to receive incoming data. The other slaves continue operating normally.

5. After all data bytes have been received, set SM2 back to 1 to wait for next address.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. For mode 1 reception, if SM2 is 1, the receive interrupt will not be issue unless a valid stop bit is received.



### **14. SERIAL PERIPHERAL INTERFACE (SPI)**

### **14.1 Features**

N78E517A exists a Serial Peripheral Interface (SPI) block to support high speed serial communication. SPI is a full-duplex, high speed, synchronous communication bus between MCUs or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It provides either Master or Slave mode, high speed rate up to  $F_{PERIPH}/16$  for Master mode and  $F_{PERIPH}/4$  for Slave mode, transfer complete and write collision flag. For a multimaster system, SPI supports Master Mode Fault to protect a multi-master conflict.

### **14.2 Functional Description**

<span id="page-65-0"></span>

[Figure 14](#page-65-0)–1 shows SPI block diagram. It provides an overview of SPI architecture in this device. The main blocks of SPI are the SPI control register logic, SPI status logic, clock rate control logic, and pin control logic. For a serial data transfer or receiving, The SPI block exists a shift register and a read data buffer. It is single buffered in the transmit direction and double buffered in the receiving direction. Transmit data cannot be written to the shifter until the previous transfer is complete. Receiving logic consists of parallel read data buffer so the shift register is free to accept a second data, as the first received data will be transferred to the read data buffer.

The four pins of SPI interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock (SPCLK), and Slave Select ( SS ). The MOSI pin is used to transfer a 8-bit data in series from the Master to the Slave. Therefore, MOSI is an output pin for Master device and a input for Slave. Respectively, the MISO is used to receive a serial data from the Slave to the Master.

The SPCLK pin is the clock output in Master mode, but is the clock input in Slave mode. The shift clock is used to synchronize the data movement both in and out of the devices through their MOSI and MISO pins. The shift clock is driven by the Master mode device for eight clock cycles which exchanges one byte data on the serial lines. For the shift clock is always produced out of the Master device, the system should never exist more than one device in Master mode for avoiding device conflict.

 *- 67 - Revision: V2.2* Each Slave peripheral is selected by one Slave Select pin ( SS ). The signal must stay low for any Slave access. When  $\overline{SS}$  is driven high, the Slave device will be inactivated. If the system is multi-slave, there should be only one Slave device selected at the same time. In the Master mode MCU, the  $\overline{\text{SS}}$  pin does not function and it can be configured as a general purpose I/O. However,  $\overline{SS}$  can be used as Master Mode Fault detection (see Section [14.7](#page-74-0) "[Mode Fault Detection](#page-74-0)" on page [75\)](#page-74-0) via software setting if multi-master environment exists. N78E517A also provides auto-activating function to toggle  $\overline{SS}$  between each byte-transfer.



**Figure 14–2. SPI Multi-master, Multi-slave Interconnection** 

<span id="page-67-0"></span>[Figure 14](#page-67-0)–2 shows a typical interconnection of SPI devices. The bus generally connects devices together through three signal wires, MOSI to MOSI, MISO to MISO, and SPCLK to SPCLK. The Master devices select the individual Slave devices by using four pins of a parallel port to control the four SS pins. MCU1 and MCU2 play either Master or Slave mode. The  $\overline{SS}$  should be configured as Master Mode Fault detection to avoid multi-master conflict.



**Figure 14–3. SPI Single-master, Single-slave Interconnection** 

<span id="page-67-1"></span>[Figure 14](#page-67-1)–3 shows the simplest SPI system interconnection, single-master and signal-slave. During a transfer, the Master shifts data out to the Slave via MOSI line. While simultaneously, the Master shifts data in from the Slave via MISO line. The two shift registers in the Master MCU and the Slave MCU can be considered as one 16-bit circular shift register. Therefore, while a transfer data pushed from Master into Slave, the data in Slave will also be pulled in Master device respectively. The transfer effectively exchanges the data which was in the SPI shift registers of the two MCUs.

By default, SPI data is transferred MSB first. If the LSBFE (SPCR.5) is set, SPI data shifts LSB first. This bit does not affect the position of the MSB and LSB in the data register. Note that all following description and figures are under the condition of LSBFE logic 0. MSB is transmitted and received first.

### **14.3 Control Registers of SPI**

There are three SPI registers to support its operations, they are SPI control register (SPCR), SPI status register (SPSR), and SPI data register (SPDR). These registers provide control, status, data storage functions, and clock rate selection. The following registers relate to SPI function.

#### **SPCR – Serial Peripheral Control Register**







#### <span id="page-69-0"></span>**Table 14–1. Slave Select Pin Configurations**



### **SPSR – Serial Peripheral Status Register**







#### **SPDR – Serial Peripheral Data Register**



Address: F5H reset value: 0000 0000b



### **14.4 Operating Modes**

### **14.4.1 Master mode**

The SPI can operate in Master mode while MSTR (SPCR.4) is set as 1. Only one Master SPI device can initiate transmissions. A transmission always begins by Master through writing to SPDR. The byte written to SPDR begins shifting out on MOSI pin under the control of SPCLK. Simultaneously, another byte shifts in from the Slave on the MISO pin. After 8-bit data transfer complete, SPIF (SPSR.7) will automatically set via hardware to indicate one byte data transfer complete. At the same time, the data received from the Slave is also transferred in SPDR. The user can clear SPIF and read data out of SPDR.

### **14.4.2 Slave Mode**

When MSTR is 0, the SPI operates in Slave mode. The SPCLK pin becomes input and it will be clocked by another Master SPI device. The  $\overline{SS}$  pin also becomes input. The Master device cannot exchange data with the Slave device until the SS pin of the Slave device is externally pulled low. Before data transmissions occurs, the  $\overline{SS}$  of the Slave device must be pulled and remain low until the transmission is complete. If  $\overline{SS}$  goes

high, the SPI is forced into idle state. If the  $\overline{SS}$  is force to high at the middle of transmission, the transmission will be aborted and the rest bits of the receiving shifter buffer will be high and goes into idle state.

In Slave mode, data flows from the Master to the Slave on MOSI pin and flows from the Slave to the Master on MISO pin. The data enters the shift register under the control of the SPCLK from the Master device. After one byte is received in the shift register, it is immediately moved into the read data buffer and the SPIF bit is set. A read of the SPDR is actually a read of the read data buffer. To prevent an overrun and the loss of the byte that caused by the overrun, the Slave must read SPDR out and the first SPIF must be cleared before a second transfer of data from the Master device comes in the read data buffer.

### **14.5 Clock Formats and Data Transfer**

To accommodate a wide variety of synchronous serial peripherals, the SPI has a clock polarity bit CPOL (SPCR.3) and a clock phase bit CPHA (SPCR.2). Figure 14–[4. SPI Clock Formats](#page-71-0) shows that CPOL and CPHA compose four different clock formats. The CPOL bit denotes the SPCLK line level in SPI idle state. The CPHA bit defines the edge on which the MOSI and MISO lines are sampled. The CPOL and CPHA should be identical for the Master and Slave devices on the same system. To Communicate in different data formats with one another will result undetermined result.



**Figure 14–4. SPI Clock Formats** 

<span id="page-71-0"></span>In SPI, a Master device always initiates the transfer. If SPI is selected as Master mode (MSTR  $= 1$ ) and enabled (SPIEN = 1), writing to the SPI data register (SPDR) by the Master device starts the SPI clock and data transfer. After shifting one byte out and receiving one byte in, the SPI clock stops and SPIF (SPSR.7) is set in both Master and Slave. If SPI interrupt enable bit ESPI (EIE.0) is set 1 and global interrupt is enabled (EA = 1), the interrupt service routine (ISR) of SPI will be executed.
Concerning the Slave mode, the SS signal needs to be taken care. As shown in Figure 14–[4. SPI Clock For](#page-71-0)[mats,](#page-71-0) when CPHA = 0, the first SPCLK edge is the sampling strobe of MSB (for an example of LSBFE = 0, MSB first). Therefore, the Slave must shift its MSB data before the first SPCLK edge. The falling edge of  $\overline{SS}$  is used for preparing the MSB on MISO line. The SS pin therefore must toggle high and then low between each successive serial byte. Furthermore, if the slave writes data to the SPI data register (SPDR) while SS is low, a write collision error occurs.

When CPHA = 1, the sampling edge thus locates on the second edge of SPCLK clock. The Slave uses the first SPCLK clock to shift MSB out rather than the  $\overline{SS}$  falling edge. Therefore, the  $\overline{SS}$  line can remain low between successive transfers. This format may be preferred in systems having single fixed Master and single fixed Slave. The  $\overline{SS}$  line of the unique Slave device can be tied to  $V_{SS}$  as long as only CPHA = 1 clock mode is used.

*Note: The SPI should be configured before it is enabled (SPIEN = 1), or a change of LSBFE, MSTR, CPOL, CPHA and SPR[1:0] will abort a transmission in progress and force the SPI system into idle state. Prior to any configuration bit changed, SPIEN must be disabled first.* 



#### **Figure 14–5. SPI Clock and Data Format with CPHA = 0**



**Figure 14–6. SPI Clock and Data Format with CPHA = 1** 

### **14.6 Slave Select Pin Configuration**

N78E517A SPI gives a flexible  $\overline{SS}$  pin feature for different system requirements. When the SPI operates as a Slave,  $\overline{SS}$  pin always rules as Slave select input. When the Master mode is enabled,  $\overline{SS}$  has three different functions according to DISMODF (SPSR.3) and SSOE (SPCR.7). By default, DISMODF is 0. It means that the Mode Fault detection activates.  $\overline{SS}$  is configured as a input pin to check if the Mode Fault appears. On the contrary, if DISMODF is 1, Mode Fault is inactivated and the SSOE bit takes over to control the function of the SS pin. While SSOE is 1, it means the Slave select signal will generate automatically to select a Slave device. The  $\overline{SS}$  as output pin of the Master usually connects with the  $\overline{SS}$  input pin of the Slave device. The  $\overline{SS}$  output automatically goes low for each transmission when selecting external Slave device and goes high during each idle state to de-select the Slave device. While SSOE is 0 and DISMODF is 1,  $\overline{SS}$  is no more used by the SPI and reverts to be a general purpose I/O pin.

### **14.7 Mode Fault Detection**

The Mode Fault detection is useful in a system where more than one SPI devices might become Masters at the same time. It may induce data contention. When the SPI device is configured as a Master and the SS input line is configured for Mode Fault input depending on Table 14–[1. Slave Select Pin Configurations,](#page-69-0) a Mode Fault error occurs once the SS is pulled low by others. It indicates that some other SPI device is trying to address this Master as if it is a Slave. Instantly the MSTR and SPIEN control bits in the SPCR are cleared via hardware to disable SPI, Mode Fault flag MODF (SPSR.4) is set and an interrupt is generated if ESPI (EIE .0) and EA are enabled.

### **14.8 Write Collision Error**

The SPI is signal buffered in the transfer direction and double buffered in the receiving direction. New data for transmission cannot be written to the shift register until the previous transaction is complete. Write collision occurs while an attempt was made to write data to the SPDR while a transfer was in progress. SPDR is not double buffered in the transmit direction. Any writing to SPDR cause data to be written directly into the SPI shift register. Once a write collision error is generated, WCOL (SPSR.6) will be set as a 1 via hardware to indicate a write collision. In this case, the current transferring data continues its transmission. However the new data that caused the collision will be lost. Although the SPI logic can detect write collisions in both Master and Slave modes, a write collision is normally a Slave error because a Slave has no indicator when a Master initiates a transfer. During the receive of Slave, a write to SPDR causes a write collision in Slave mode. WCOL flag needs to be cleared via software.

### **14.9 Overrun Error**

For receiving data, the SPI is double buffered in the receiving direction. The received data is transferred into a parallel read data buffer so the shifter is free to accept a second serial byte. However, the received data must be read from SPDR before the next data has been completely shifted in. As long as the first byte is read out of the read data buffer and SPIF is cleared before the next byte is ready to be transferred, no overrun error condition occurs. Otherwise the overrun error occurs. In this condition, the second byte data will not be successfully received into the read data register and the previous data will remains. If overrun occur, SPIOVF (SPSR.5) will be set via hardware. An SPIOVF setting will also require an interrupt if enabled. Figure 14–[7. SPI Overrun](#page-75-0)  [Waveform](#page-75-0) shows the relationship between the data receiving and the overrun error.



### <span id="page-75-0"></span>**14.10 SPI Interrupts**

Three SPI status flags, SPIF, MODF, and SPIOVF, can generate an SPI event interrupt requests. All of them locate in SPSR. SPIF will be set after completion of data transfer with external device or a new data have been received and copied to SPDR. MODF becomes set to indicate a low level on  $\overline{SS}$  causing the Mode Fault state. SPIOVF denotes a receiving overrun error. If SPI interrupt mask is enabled via setting ESPI (EIE.0) and EA is 1, CPU will executes the SPI interrupt service routine once any of these three flags is set. The user needs to check flags to determine what event caused the interrupt. These three flags are software cleared.



# **15. PULSE WIDTH MODULATOR (PWM)**

N78E517A provides five pulse width modulated (PWM) output channels to generate pulses of programmable length and interval. Five PWM channels, PWM0-4, shares the same pins with P1.3-P1.7. The PWM period is defined by an 8-bit pre-scalar PWMP, which supplies the clock of the PWM counter. The pre-scalar is common for all PWM channels. The duty of each PWM channel is determined by the value of five registers, PWM0, PWM1, PWM2, PWM3, and PWM4. If the contents of these registers are equal to or less than the 8-bit counter value, the output will be 0. Else the output will be 1 if these registers value are larger than the counter. Set PWMxEN (in PWMCON0[0,1,4,5] and PWMCON1.0) will enable to run or disable to stop each PWM channel respectively. In addition, the PWMxOM (in PWMCON0[2,3,6,7] and PWMCON1.2) must set 1 to output the internal PWM signal to port pins. Without setting PWMxOM, the pins which share with alternative PWM function will be normal general purpose I/O of P1.3-P1.7 even though PWM is enabled. The following registers relate to PWM function.

#### **PWMCON0 – PWM Control 0**





数个人

reset value: 0000 0000b





### **PWMCON1 – PWM Control 1**



Address: CEH reset value: 0000 0000b



#### **PWMP – PWM Period**





# **PWM0 – PWM0 Duty**





#### **PWM1 – PWM1 Duty**





#### **PWM2 – PWM2 Duty**



Address: DDH reset value: 0000 0000b



### **PWM3 – PWM3 Duty**



Address: DEH **reset value: 0000 0000b** reset value: 0000 0000b



#### **PWM4 – PWM4 Duty**



Address: CFH reset value: 0000 0000b



The repetition frequency of PWM, F<sub>PWM</sub> is given by,

 $(PWMP + 1) \times 255$  $F_{\text{PWM}} = \frac{F_{\text{PERIPH}}}{(\text{PWMP} + 1) \times 255}$ , pre-scalar division factor = PWM + 1.

PWM high duty of  $PWMx =$ 255 PWMx .

PWMP gives a repetition frequency range of 122Hz to 31.25kHz (FPERIPH = 16MHz). By loading the PWMx registers with either 00H or FFH, the PWM channels will generate a constant low or high level output, respectively.

When a compare register PWMx is loaded with a new value, the associated output updated immediately. It does not have to wait until the end of the current counter period.



**Figure 15–1. PWM Function Block** 

#### PWM demo code,



# **16. TIMED ACCESS PROTECTION (TA)**

N78E517A has several features like the Watchdog Timer, the ISP function, Boot select control, etc. are crucial to proper operation of the system. If leaving these control registers unprotected, errant code may write undetermined value into them, it results in incorrect operation and loss of control. In order to prevent this risk, the N78E517A has a protection scheme which limits the write access to critical SFRs. This protection scheme is done using a timed access. The following registers are related to TA process.





In timed access method, the bits, which are protected, have a timed write enable window. A write is successful only if this window is active; otherwise, the write will be discarded. When the software writes AAH to TA, a counter is started. This counter waits for three machine-cycles looking for a write of 55H to TA. If the second write of 55H occurs within three machine-cycles of the first write of AAH, then the timed access window is opened. It remains open for three machine-cycles during which the user may write to the protected bits. After three machine-cycles, this window automatically closes. Once the window closes, the procedure must be repeated to access the other protected bits. Not that the TA protected SFRs are required timed access for writing. But the reading is not protected. The user may read TA protected SFR without giving AAH and 55H to TA. The suggestion code for opening the timed access window is shown below.

```
(CLR EA) ;if any interrupt is enabled, disable temporally<br>MOV TA,#0AAH
     TA, #0AAH
MOV TA,#55H 
 (Instruction that writes a TA protected register) 
(SETB EA) ; resume interrupts enabled
```
The writings of AAH, 55H to TA register and the writing-protection register must occur within 3 machine-cycles of each other. Any enabled interrupt should be disabled during this procedure to avoid delay between these three writings. If there is no interrupt enabled, the CLR EA and SETB EA instructions can be left out. Once the timed access window closes, the procedure must be repeated to access the other protected bits.



Examples of timed assessing are shown to illustrate correct or incorrect writing processes.



In the first examples, the writing to the protected bits is done before the three-machine-cycle window closes. In example 2, however, the writing to ISPTRG does not complete during the window opening, there will be no change of the value of ISPTRG. In example 3, the WDCON is successful written but the PMC access is out of the three-machine-cycle window. Therefore PMC value will not change either. In Example 4, the second write 55H to TA completes after three machine-cycles of the first write TA of AAH, therefore the timed access window in not opened at all, and the write to the protected bit fails.

In N78E517A, the TA protected SFRs includes CHPCON (9FH), ISPTRG (A4H), PMC (ACH), SHBDA (9CH), and WDCON (AAH).

## **17. INTERRUPT SYSTEM**

The purpose of the interrupt is to make the software deal with unscheduled or asynchronous events. N78E517A has a four-priority-level interrupt structure with 11 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled. When an interrupt occurs, the CPU is expected to service the interrupt. This service is specified as an Interrupt Service Routine (ISR). The ISR resides at a predetermined address as shown in [Table 17](#page-82-0)– [1. N78E517A Interrupt Vectors.](#page-82-0) When the interrupt occurs if enabled, the CPU will vector to the appropriate location, execute the code at this location, and stay in an interrupt service state until the ISR is done. Once an ISR has begun, it can be interrupted only by a higher priority interrupt. The ISR is terminated by a return from interrupt instruction RETI. This instruction will force the CPU return to the instruction that would have been next when the interrupt occurred.

#### <span id="page-82-0"></span>**Table 17–1. N78E517A Interrupt Vectors**



The SFRs associated with these interrupts are listed below.

#### **IE – Interrupt Enable (bit-addressable)**



Address: A8H **reset value: 0000 0000b** reset value: 0000 0000b





### **EIE – Extensive Interrupt Enable**





### **IP – Interrupt Priority (bit-addressable)[1]**



 $\overline{a}$ 





**[1]** IP is used in combination with the IPH to determine the priority of each interrupt source. See Table 17–[2. Interrupt Prior](#page-88-0)[ity Level Setting](#page-88-0) for correct interrupt priority configuration.

#### **IPH – Interrupt Priority High**



Address: BAH **reset value: 0000 0000b** reset value: 0000 0000b



**[2]** PX2H and PX3H are used in combination with the PX2 (XICON.3) and PX3 (XICON.7) respectively to determine the priority of external interrupt 2 and 3. See Table 17–[2. Interrupt Priority Level Setting f](#page-88-0)or correct interrupt priority configuration.

**[3]** These bits is used in combination with the IP respectively to determine the priority of each interrupt source. See [Table](#page-88-0)  17–[2. Interrupt Priority Level Setting f](#page-88-0)or correct interrupt priority configuration.

#### **EIP – Extensive Interrupt Priority[4]**





**[4]** EIP is used in combination with the EIPH to determine the priority of each interrupt source. See Table 17–[2. Interrupt](#page-88-0)  **[Priority Level Setting](#page-88-0) for correct interrupt priority configuration.** 



#### **EIPH – Extensive Interrupt Priority High[1]**





**[1]** EIPH is used in combination with the EIP to determine the priority of each interrupt source. See Table 17–[2. Interrupt](#page-88-0)  **[Priority Level Setting](#page-88-0) for correct interrupt priority configuration.** 

### **TCON – Timer 0 and 1 Control (bit-addressable)**



 $\overline{\phantom{a}}$ 



#### **XICON – External Interrupt Control (bit-addressable)**





**[1]** PX2 and PX3 are used in combination with the PX2H (IPH.6) and PX3H (IPH.7) respectively to determine the priority of external interrupt 2 and 3. See Table 17–[2. Interrupt Priority Level Setting](#page-88-0) for correct interrupt priority configuration.

The External Interrupts INTO and INT1 can be either edge or level triggered depending on bits IT0 (TCON.0) and IT1 (TCON.2). The bits IE0 (TCON.1) and IE1 (TCON.3) are the flags which are checked to generate the interrupt. In the edge triggered mode, the  $\overline{\text{INT0}}$  or  $\overline{\text{INT1}}$  inputs are sampled in every machine-cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IE0 or IE1 will be set. Since the external interrupts are sampled every machine-cycle, they have to be held high or low for at least one complete machine-cycle. The IE0 and IE1 are automatically cleared when the interrupt service routine is called. If the level triggered mode is selected, then the requesting source has to

hold the pin low till the interrupt is serviced. The IE0 and IE1 will not be cleared by the hardware on entering the service routine. In the level triggered mode, IE0 and IE1 follows the inverse value of  $\overline{\text{INT0}}$  and  $\overline{\text{INT1}}$  pins. If interrupt pins continue to be held low even after the service routine is completed, the processor will acknowledge another interrupt request from the same source. N78E517A (on PLCC-44, PQFP-44, TQFP-44, and LQFP-48 packages) possessed other two external interrupts INT2 and INT3. Their setting and operation are just the same as interrupt 0 and 1. All configuring bits locate in XICON. The individual interrupt flag corresponding to external interrupt 2 to 3 will also be automatically cleared via hardware once its own interrupt service routine is executed.

The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1 and automatically cleared by the hardware when the timer interrupt is serviced. TF2 or EXF2 flag generates the Timer 2 interrupt. These flags are set by overflow, capture, or reload events in the Timer 2 operation. The hardware will not clear these flags when a Timer 2 interrupt service routine executes. Software has to resolve the cause of the interrupt between TF2 and EXF2 and clear the appropriate flag.

The serial port can generate interrupts on reception or transmission. There are two interrupt sources from the serial port block, which are obtained by the RI and TI bits in the SCON. These bits are not automatically cleared by the hardware. The user has to clear these bits via software.

The Power Down waking-up timer can be used as a simple timer. The Power Down waking-up timer interrupt flag PDTF (PDCON.5) is set once an overflow occurs. If the interrupt is enabled by the enable bit EPDT (EIE.1), then an interrupt will occur.

Brown-out detection, if enabled, can cause Brown-out flag BOF (PMC.3) to be asserted if power voltage drop below Brown-out voltage level. The interrupt will occur if BORST (PMC.4) is 0 and EBOD (EIE.2) is 1.

SPI asserts interrupt flag SPIF (SPSR.7) on completion of data transfer with an external device. If SPI interrupt enable bit ESPI (EIE.0), a serial peripheral interrupt generates. SPIF flag is software clear. MODF (SPSR.4) and SPIOVF (SPSR.5) will also generate SPI interrupt. They share the same vector address with SPIF. When interrupt is generated, the user should tell which flag requires the interrupt.

All the bits that generate interrupts can be set or reset via hardware, and thereby software initiated interrupts can be generated. Each of the individual interrupts can be enabled or disabled by setting or clearing its controlling bit in the IE or EIE. IE also has a global enable bit EA (IE.7) which can be cleared to disable all the interrupts at once. It is set to enable all individually enabled interrupt.

Note that every interrupts, if enabled, is generated by a setting as a logic 1 of its interrupt flag no matter by hardware or software. The user should take care of each interrupt flag in its own interrupt service routine (ISR).

Most of interrupt flags must be cleared by writing it as a logic 0 via software. Without clearing the flag, the ISR of corresponding interrupt source will execute again and again non-stopped.

### **17.1 Priority Level Structure**

There are four priority levels for the interrupts, highest, high, low, and lowest. The interrupt sources can be individually set to one of four priority levels by setting their own priority bits. [Table 17](#page-88-0)–2 lists four priority setting. Naturally, a low priority interrupt can itself be interrupted by a high priority interrupt, but not by another same level interrupt or lower level. A highest priority cannot be interrupted by any other interrupt source. In addition, there exists a pre-defined hierarchy among the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as shown on [Table 17](#page-88-1)–3. It also summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, natural priority and the permission to wake up the CPU from Power Down mode. For details of waking CPU up from Power Down mode, please see **Section [19.2](#page-100-0) "[Power Down Mode](#page-100-0)"** on page [101.](#page-100-0)

#### <span id="page-88-0"></span>**Table 17–2. Interrupt Priority Level Setting**



#### <span id="page-88-1"></span>**Table 17–3. Characteristics of Each Interrupt Source**





 $\overline{11}$  While the external interrupt pin is set as edge triggered ( $\overline{11}x = 1$ ), its own flag lex will be automatically cleared if the interrupt service routine (ISR) is executed. While as level triggered ( $Itx = 0$ ), lex follows the inverse of respective pin state. It is not controlled via software.

**[2]** TF0 and TF1 will be automatically cleared if the interrupt service routine (ISR) is executed. But be aware that TF2 will not.

The interrupt flags are sampled every machine-cycle. In the same machine-cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are,

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine-cycle of the instruction currently being executed.

3. The current instruction does not involve a write to any enable or priority setting bits and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine-cycle. If an interrupt flag is active in one cycle but not responded to for the above conditions are not met, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. This means that the interrupt flag, which was once active but not serviced, is not remembered. Every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This action may or may not clear the flag, which caused the interrupt according to different interrupt source. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack RAM but does not save the Program Status Word (PSW). The PC is reloaded with the vector address of that interrupt which caused the LCALL. Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what it was after the hardware LCALL. If the execution is to return to the interrupted program, the processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a simple RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt controller that the interrupt service routine is completed. RET would leave the controller still thinking that the service routine is underway, making future interrupts impossible.

### **17.2 Interrupt Latency**

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. In the case of external interrupts INTO and INT1, they are sampled at every machine-cycle and then their corresponding interrupt flags IE0 or IE1 will be set or reset. The value are not actually polled by the circuit until the next machine-cycle. If a request is active and all three previous conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes 2 machine-cycles to be completed. Thus there is a minimum time of 3 machine-cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine-cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the device is performing a write to IE, IP and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 9 machine-cycles. This time includes 1 machine-cycle to detect the interrupt, 2 machine-cycles to complete the IE, EIE, IP, IPH, EIP, or EIPH access, 4 machine-cycles to complete the MUL or DIV instruction and 2 machine-cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 3 machine-cycles and not more than 9 machine-cycles.

## **18. IN SYSTEM PROGRAMMING (ISP)**

The internal Program Memory and on-chip Data Flash support both hardware programming and in system programming (ISP). Hardware programming mode uses gang-writers to reduce programming costs and time to market while the products enter into the mass production state. However, if the product is just under development or the end product needs firmware updating in the hand of an end user, the hardware programming mode will make repeated programming difficult and inconvenient. ISP method makes it easy and possible. N78E517A supports ISP mode allowing a device to be reprogrammed under software control. Furthermore, the capability to update the application firmware makes wide range of applications possible.

ISP is performed without removing the microcontroller from the system. The most common method to perform ISP is via UART along with the firmware in LDROM. General speaking, PC transfers the new APROM code through serial port. Then LDROM firmware receives it and re-programs into APROM through ISP commands. Nuvoton provides ISP firmware, USB ISP writer and PC application program for N78E517A. It makes users quite easy perform ISP through Nuvoton standard ISP tool. Please explore Nuvoton 8-bit Microcontroller website: [Nuvoton 80C51 Microcontroller Development Tool.](http://www.nuvoton.com/NuvotonMOSS/Community/ProductInfo.aspx?tp_GUID=670aaf31-5d5c-45d3-8a9e-040e148d55cf)

### **18.1 ISP Procedure**

Unlike RAM"s real-time operation, to update flash data often takes long time. Furthermore, it is a quite complex timing procedure to erase, program, or read flash data. Fortunately, N78E517A carried out the flash operation with convenient mechanism to help the user update the flash content. After ISP enabled by setting ISPEN (CHPCON.0 with TA protected), the user can easily fill the 16-bit target address in ISPAH and ISPAL, data in ISPFD and command in ISPCN. Then the ISP is ready to begin by setting a triggering bit ISPGO (ISPTRG.0). Note that ISPTRG is also TA protected. At this moment, the CPU holds the Program Counter and the built-in ISP automation takes over to control the internal charge-pump for high voltage and the detail signal timing. After ISP action completed, the Program Counter continues to run the following instructions. The ISPGO bit will be automatically cleared. The user may repeat steps above for next ISP action if necessary. Through this progress, the user can easily erase, program, and verify the embedded flash by just taking care of the pure software.

The following registers relate to ISP processing.

### **CHPCON – Chip Control (TA protected)**



Address: 9FH reset value: see Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)



### **ISPCN – ISP Control**







#### **ISPAH – ISP Address High Byte**







### **ISPTRG – ISP Trigger (TA protected)**





 $\hat{v}_C$ 

### **18.2 ISP Commands**

N78E517A provides a wide application to perform ISP to APROM, LDROM or on-chip Data Flash. The ISP action mode and the destination of the flash block are defined by ISP control register ISPCN.



<span id="page-94-0"></span>

**[1]** "x" means "don"t care".

**[2]** Each page is 256-byte size. Therefore, the address for Page Erase should be 0000H, 0100H, 0200H, 0300H, etc., which is incremented by one of high byte address.

### **18.3 User Guide of ISP**

ISP facilitates the updating flash contents in a convenient way; however, the user should follow some restricted laws in order that the ISP operates correctly. Without noticing warnings will possible cause undetermined results even serious damages of devices. Be attention of these notices. Furthermore, this paragraph will also support useful suggestions during ISP procedures.

(1) If no more ISP operation needs, the user must clear ISPEN (CHPCON.0) to zero. It will make the system void to trigger ISP unaware. Furthermore, ISP requires internal 22.1184MHZ RC oscillator running. If the external clock source is chosen, disabling ISP will stop internal 22.1184MHz RC for saving power consumption. Note that a write to ISPEN is TA protected.

(2) If the loader code, which controls the ISP procedure, locates in the external Program Memory or runs from the internal into the external, the ISP will not work anymore and set error indicator ISPF for data security.

(3) CONFIG bytes can be ISP fully accessed only when loader code executing in LDROM. New CONFIG bytes other than CBS bit activate after all resets. New CBS bit activates after resets other than software reset.

(4) When the LOCK bit (CONFIG0.1) is activated, ISP reading, writing, or erasing can still be valid.

(5) ISP erasing or programming works from  $V_{DD}$  3.0V through 5.5V.

(6) APROM and LDROM can read itself through ISP method.

*During ISP progress, interrupts (if enabled) should be disabled temporally by clearing EA bit for implement limitation.* 

*Note that If the user would like to develop your own ISP program, remember always erase and program CONFIG bytes at the last step for data security.* 

### **18.4 ISP Demo Code**



 SJMP \$ ;\* ; ISP Function ;\* Enable\_ISP:<br>MOV MOV TA,#0Aah ;CHPCON is TA protected MOV TA,#55h<br>ORL CHPCON,#00000001b ; ISPEN =  $1$ , enable ISP mode RET Disable\_ISP:<br>MOV TA,#0Aah MOV TA, #0Aah ;CHPCON is TA protected<br>MOV TA, #55h MOV TA,#55h<br>ANL CHPCON,#11111110b ; ISPEN =  $0$ , disable ISP mode RET Trigger\_ISP: MOV TA,#0Aah<br>MOV TA,#55h MOV TA, #55h<br>ORL TSPTRG. ORL ISPTRG,#00000001b ;write '1' to ISPGO to trigger ISP process<br>RET RET ;\* ; ISP AP Function ;\* Erase\_AP: MOV ISPCN,#PAGE\_ERASE\_AP MOV ISPAL,#00h MOV R0,#00h Erase\_AP\_Loop:<br>MOV I ISPAH, RO CALL Trigger ISP INC R0 CJNE RO, #0, Erase AP Loop RET Erase AP Verify: MOV ISPCN, #BYTE\_READ\_AP<br>MOV ISPAH, #00h MOV ISPAH,#00h MOV ISPAL,#00h Erase\_AP\_Verify\_Loop:<br>MOV ISPFD,#00h ; clear ISPFD Data CALL Trigger ISP MOV A, ISPFD CJNE A, #0FFh, Erase AP Verify Error INC ISPAL MOV A,ISPAL CJNE A, #0, Erase AP Verify Loop INC ISPAH MOV A,ISPAH CJNE A,#0,Erase\_AP\_Verify\_Loop RET Erase AP Verify Error: CALL Disable\_ISP mov P0,#00h  $\operatorname{\mathsf{SJMP}}$ Program\_AP: MOV ISPCN,#BYTE\_PROGRAM\_AP MOV ISPAH,#00h MOV ISPAL,#00h MOV DPTR,#AP\_code Program\_AP\_Loop:  $\overline{M}$ OV  $\overline{A}$ , #0

```
 MOVC A,@A+DPTR 
         MOV ISPFD,A 
        CALL Trigger_ISP<br>INC DPTR
        INC DPTR<br>INC ISPAL
        INC ISPAL<br>MOV A. ISP
               A, ISPAL
         CJNE A,#8,Program_AP_Loop 
         RET 
Program_AP_Verify: 
             ISPCN, #BYTE_READ_AP
         MOV ISPAH,#00h 
         MOV ISPAL,#00h 
        MOV DPTR,#AP_code 
Program_AP_Verify_Loop:<br>MOV ISPFD,#00h
                                              MOVE AND AND CONSULTANCE OF DEAL ORDER DE CALIFERENCE DE
        CALL Trigger ISP
        MOV A, #0 MOVC A,@A+DPTR 
        MOV B, A<br>MOV A, IS
               A, ISPFD
         CJNE A,B,Program_AP_Verify_Error 
        INC DPTR<br>INC ISPA
               ISPAL
       MOV A, ISPAL
        CJNE A,#8,Program_AP_Verify_Loop 
        RET 
Program AP Verify Error:
        CALL Disable_ISP<br>mov P0,#00h
              mov P0,#00h 
         SJMP $ 
;******************************************************************** 
; ISP Config Function 
;******************************************************************** 
Erase_Config: 
        MOV ISPCN, #ALL_ERASE_CONFIG<br>MOV ISPAH, #00h
               ISPAH, #00h
        CALL Trigger ISP
        RET 
Read_Config: 
       MOV ISPCN, #BYTE READ CONFIG
         MOV ISPAH,#00h 
        MOV ISPAL,#03h 
        CALL Trigger ISP
        MOV A,ISPFD 
         RET 
Program_Config: 
       MOV ISPCN, #BYTE_PROGRAM_CONFIG<br>MOV ISPAH.#00h
       MOV ISPAH, #00h<br>MOV ISPAL, #03h
 MOV ISPAL,#03h 
 ANL A,#10111111b 
        MOV ISPFD, A ; switch to 6T mode<br>MOV RO, A ; temp data
MOV RO, A contract the contract of temp data
 CALL Trigger_ISP 
        RET 
Program Config Verify:
        MOV ISPCN, #BYTE READ CONFIG
         MOV ISPAH,#00h 
         MOV ISPAL,#03h 
        MOV ISPFD, #00h ;clear ISPFD Data
        CALL Trigger ISP
         MOV B,R0 
         MOV A,ISPFD
```
CJNE A, B, Program\_CONFIG\_Verify\_Error RET Program\_CONFIG\_Verify\_Error: CALL Disable\_ISP mov P0,#00h SJMP \$ ;\* ; APROM code ;\* AP\_code : DB 75h, 90h, 55h ;OPCODEs of "mov P1,#55h" DB 75h,0A0h,0Aah ;OPCODEs of "mov P2,#0aah" DB 80h,0Feh ;OPCODEs of "sjmp \$" END



# **19. POWER SAVING MODES**

N78E517A has several features that help the user to control the power consumption of the device. The power saved features have the Power Down mode and the Idle mode of operation. For a stable current consumption, states of P0 pins should be taken care of. P0 should be set as 0 if floating or external pull-downs exist. Or P0 should be set as 1 if external pull-ups exist or internal pull-ups are enabled by P0UP (P0OR.0).

In system power saving modes, the Watchdog Timer should be specially taken care. The hardware will clear WDT counter automatically after entering into or being woken-up from Idle or Power Down mode. It prevents unconscious system reset.

#### **PCON – Power Control**





reset value: see Table 6–2. N78E517A SFR Description and Reset Value



### **19.1 Idle Mode**

Idle mode suspends CPU processing by holding the Program Counter. No program code are fetched and run in Idle mode. It forces the CPU state to be frozen. The Program Counter (PC), the Stack Pointer (SP), the Program Status Word (PSW), the Accumulator (ACC), and the other registers hold their contents during Idle mode. The port pins hold the logical states they had at the time Idle was activated. Generally, it saves considerable power of typical half of the full operating power.

Since the clock provided for peripheral function logic circuit like timer or serial port still remain in Idle mode, the CPU can be released from the Idle mode using any of the interrupt sources if enabled. The user can put the device into Idle mode by writing 1 to the bit IDL (PCON.0). The instruction that sets the IDL bit is the last instruction that will be executed before the device goes into Idle mode.

The Idle mode can be terminated in two ways. First, any interrupt if enabled will cause an exit. It will automatically clear the IDL bit, terminate the Idle mode, and the interrupt service routine (ISR) will be executed. After using the RETI instruction to jump out of the ISR, execution of the program will be the one following the instruction which put the CPU into Idle mode. The second way to terminate the Idle mode is with any reset other than software reset. Remember that if Watchdog reset is used to exit Idle mode, the WIDPD (WDCON.4) needs to be set 1 to let Watchdog Timer keep running in Idle mode.

### <span id="page-100-0"></span>**19.2 Power Down Mode**

Power Down mode is the lowest power state that N78E517A can enter. It remain the power consumption as a "μA" level by stopping the system clock no matter internal RC clock or external crystal. Both of CPU and peripheral functions like Timers or UART are frozen. Flash memory stops. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The device can be put into Power Down mode by writing 1 to bit PD (PCON.1). The instruction that does this action will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, RAM maintains its content. The port pins output the values held by their respective.

There are two ways to exit N78E517A from the Power Down mode. First is with all resets except software reset. Brown-out reset will also wake up CPU from Power Down mode. Be sure that Brown-out detection is enabled before the system enters into Power Down. But for a principle of least power consumption, it is uncommon to enable Brown-out detection in Power Down mode. It is not a recommended application. Of course the RST pin reset and power-on reset will remove the Power Down status. After RST pin reset or power-on reset. The CPU is initialized and start executing program code from the beginning.

N78E517A can be woken up from the Power Down mode by forcing an external interrupt pin activated, providing the corresponding interrupt enabled and the global enable EA bit (IE.7) is set. If these conditions are met, then the trigger on the external pin will asynchronously restart the system clock. Then device executes the interrupt service routine (ISR) for the corresponding external interrupt. After the ISR is completed, the program execution returns to the instruction after the one which put the device into Power Down mode and continues.

The Power Down waking-up timer interrupt is also allowed to wake up Power Down. It is usually applied as a long period timer to monitoring a static behavior. For detail application, please see Section [12.2](#page-50-0) "[Applications](#page-50-0)  [of Power Down Waking-up Timer](#page-50-0)" on page [51.](#page-50-0) Brown-out interrupt is another source to wake up CPU from

**CONTROLL CONTROLL** 



Power Down. As mentioned before the user will endure the large current of Brown-out detection circuit. It is not a typical application.

**MARKAR** 



## **20. CLOCK SYSTEM**

N78E517A provides three options of the system clock source. It is configured by FOSC (CONFIG3.1),which switches the system clock from crystal/resonator/external clock from XTAL1 pin or on-chip RC oscillator. N78E517A embeds an on-chip RC oscillator of 22.1184MHz/11.0592MHz selected by CONFIG setting, factory trimmed to  $\pm$  1% at room temperature. If the external clock source is from the crystal, the frequency supports from 4MHz to 40MHz.



**Figure 20–1. Clock System Block Diagram** 

### <span id="page-102-0"></span>**20.1 12T/6T mode**

The clock for the entire circuit and peripherals is normally divided by 2 before being used by the CPU core and peripherals. In 6T mode, this divider is bypassed. This facility provides the same performance when operating with a 24MHz oscillator in 12T mode as with a 12MHz oscillator in 6T mode, for example. The user may choose a divided-by-2 frequency oscillator in 6T mode to reach the same performance as in the original 12T mode. Therefore, it reduces EMI and power consumption if 6T mode is used.



### **CONFIG3**



unprogrammed value: 1111 1111b



### **CHPCON – Chip Control (TA protected)**







Address: ACH reset value: see Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)



### **20.2 External Clock Source**

The system clock source can be from external XTAL1 pin. When XTAL1 pin is driven by an external clock source, XTAL2 should be left floating. XTAL1 and XTAL2 are the input and output, respectively, of an internal inverting amplifier. A crystal or resonator can be used by connecting between XTAL1 and XTAL2 pins. The crystal or resonator frequency from 4MHz up to 40MHz is allowed. While an external crystal or resonator is used, ROG (CONFIG3.5) is for half gain selection of the inverting amplifier. When the system clock is lower than 24MHz and ROG is configured as a 0, the system EMI can be reduced. CKF (CONFIG3.4) is the control bit of clock filter circuit of XTAL1 input pin.

### **20.3 On-chip RC Oscillator**

**12.000 - 105 - 10** The on-chip RC oscillator is enabled while FOSC (CONFIG3.1) is 0. Setting INTOSCFS (CONFIG3.3) logic 0 will switch to a divided-by-2 path. Note that a  $0.1\mu$ F capacitor is recommended to be added on XTAL1 pin to gain the more precise frequency of the internal RC oscillator frequency if it is selected as the system clock source.

# **21. POWER MONITORING**

In order to prevent incorrect execution during power up and power drop, N78E517A provides three power monitor functions, power-on detection, Brown-out detection, and low power detection.

### **21.1 Power-on Detection**

The power-on detection function is designed for detecting power up after power voltage reaches to a level about 2.0V where the system can work. After power-on detected, the POF (PCON.4) will be set 1 to indicate a cold reset, a power-on reset complete. The POF flag can be cleared via software.

### **21.2 Brown-out Detection**

The other power monitoring function, Brown-out detection circuit is for monitoring the  $V_{DD}$  level during execution. There are four programmable Brown-out trigger levels available for wide voltage applications. The four nominal levels are 2.2V, 2.7V, 3.8V, and 4.5V selected via setting CBOV[1:0] in CONFIG2. When V<sub>DD</sub> drops to the selected Brown-out trigger level ( $V_{BOD}$ ), the Brown-out detection logic will either reset the CPU or request a Brown-out interrupt. The user may determine Brown-out reset or interrupt enable according to different application systems.

The Brown-out detection will request the interrupt while  $V_{DD}$  drops below  $V_{BOD}$  while BORST (PMC.4) is 0. In this case, BOF (PMC.3) will set as a 1. After the user cleared this flag whereas  $V_{DD}$  remains below  $V_{BOD}$ , BOF will not set again. BOF just acknowledge the user a power drop occurs. The BOF will set 1 after  $V_{DD}$  goes higher than V<sub>BOD</sub> to indicate a power resuming. The Brown-out circuit provides an useful status indicator BOS (PMC.0), which is helpful to tell a Brown-out event or power resuming event occurrence. If BORST bit is set, this will enable Brown-out reset function. After a Brown-out reset, BORF (RSR.2) will set 1 via hardware. It will not be altered by reset other than power-on. Software can clear this bit.  $V_{BOD}$  has a hysteresis of 20-200mV.

The Brown-out detection circuit also provides a low power Brown-out detection mode for power saving. When LPBOD is set 1, the Brown-out detection repeatedly senses the power voltage about every 12.8ms. For the interval counting, the internal 10kHz RC oscillator will turn on in Brown-out low power mode. Note that the hysteresis feature will disappear in low power Brown-out detection mode.





### **CONFIG2**



unprogrammed value: 1111 1111b



### **PMC – Power Monitoring Control (TA protected)**



Address: ACH reset value: see Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)




**[1]** BODEN and BORST will be directly loaded from CONFIG2 bit 7 and bit 4 after all resets.

#### **Table 21–1. BOF Reset Value**



*Note that if BOF is 1 after chip reset, it is strongly recommended to initialize the user's program by clearing BOF.* 

### **PCON – Power Control**



Address: 87H reset value: see Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)



# **22. RESET CONDITIONS**

N78E517A has several options to place device in reset condition. It also offers the software flags to indicate the source, which causes a reset. In general, most SFRs go to their reset value irrespective of the reset condition, but there are several reset source indicating flags whose state depends on the source of reset. The user can read back these flags to determine the cause of reset using software. There are 5 ways of putting the device into reset state. They are power-on reset, RST pin reset, software reset, Watchdog Timer reset, and Brown-out reset.

### **RSR – Reset Status Register**





#### **PCON – Power Control**







### **WDCON – Watchdog Timer Control (TA protected)**

**Bit Name Access 19 Ac** 3 WDTRF **Watchdog Timer reset flag.**  When the CPU is reset by Watchdog Timer time-out event, this bit will be set via hardware. This flag is recommended to be cleared via software.

### **22.1 Power-on Reset**

N78E517A incorporate an internal voltage reference. During a power-on process of rising power supply voltage  $V_{DD}$ , this voltage reference will hold the CPU in power-on reset mode when  $V_{DD}$  is lower than the voltage reference threshold. This design makes CPU not access program flash while the  $V_{DD}$  is not adequate performing the flash reading. If a undetermined operating code is read from the program flash and executed, this will put CPU and even the whole system in to a erroneous state. After a while,  $V_{DD}$  rises above the reference threshold where the system can work, the selected oscillator will start and then program code will be executed from 0000H. At the same time, a power-on flag POF (PCON.4) will be set 1 to indicate a cold reset, a power-on reset complete. Note that the contents of internal RAM will be undetermined after a power-on. The user is recommended to give initial values for the RAM block.

The POF is recommended to be cleared to 0 via software in order to check if a cold reset or warm reset performed after the next reset occurs. If a cold reset caused by power off and on, POF will be set 1 again. If the reset is a warm reset caused by other reset sources, POF will remain 0. The user may take a different course to check other reset flags and deal with the warm reset event.

## **22.2 Brown-out Reset**

Brown-out detection circuit is for monitoring the  $V_{DD}$  level during execution. When  $V_{DD}$  drops to the selected Brown-out trigger level ( $V_{BOD}$ ), the Brown-out detection logic will reset the CPU if BORST (PMC.4) setting 1. After a Brown-out reset, BORF (RSR.2) will set 1 via hardware. It will not be altered by any reset other than a power-on reset. Software can clear this bit.

### **22.3 RST Pin Reset**

The hardware reset input is RST pin which is the input with a Schmitt trigger. A hardware reset is accomplished by holding the RST pin high for at least two machine-cycles to ensure detection of a valid hardware reset sig-

nal. The reset circuitry then synchronously applies the internal reset signal. Thus the reset is a synchronous operation and requires the clock to be running to cause an external reset.

Once the device is in reset condition, it will remain so as long as RST pin is 1. After the RST high is removed, the CPU will exit the reset state and begin code executing from address 0000H. There is no flag associated with the RST pin reset condition. However since the other reset sources have flags, the external reset can be considered as the default reset if those reset flags are cleared.

If a RST pin reset applies while CPU is in Power Down mode, the way to trigger a hardware reset is slightly different. Since the Power Down mode stops system clock, the reset signal will asynchronously cause the system clock resuming. After the system clock is stable, CPU will enter into the reset state.

### **22.4 Watchdog Timer Reset**

The Watchdog Timer is a free running timer with programmable time-out intervals. The user can clear the Watchdog Timer at any time, causing it to restart the count. When the selected time-out occurs, the Watchdog Timer will reset the system directly. The reset condition is maintained via hardware for two machine-cycles. After the reset is removed, the device will begin execution from 0000H.

Once a reset due to Watchdog Timer occurs the Watchdog Timer reset flag WDTRF (WDCON.3) will be set. This bit keeps unchanged after any reset other than a power-on reset. The user may clear WDTRF via software.

### **22.5 Software Reset**

N78E517A is enhanced with a software reset. It allows the program code to reset the whole system in software approach. It is quite useful in the end of an ISP progress. For example, if an LDROM updating APROM ISP finishes and the code in APROM is correctly updated, a software reset can be asserted to reboot CPU from the APROM in order to check the result of the updated APROM program code immediately. Writing 1 to SWRST (CHPCON.7) will trigger a software reset. Note that this bit is timed access protection. See demo code below. After a software reset the SWRF (RSR.0) will be automatically set via hardware. This bit will be preserved its value after all resets except power-on reset. SWRF can also be cleared via software.





Address: 9FH reset value: see <u>Table 6–[2. N78E517A SFR Description and Reset Values](#page-23-0)</u>

RICAL CON



### The software demo code are listed below.



# **22.6 Boot Select**





N78E517A provides users a flexible boot selection for variant application. The SFR bit BS in CHPCON.1 determines CPU booting from APROM or LDROM after any source of reset. If reset occurs and BS is 0, CPU will reboot from APPROM. Else, the CPU will reboot from LDROM.



#### **CONFIG0**



unprogrammed value: 1111 1111b



#### **CHPCON – Chip Control (TA protected)**



Address: 9FH reset values: see





**[1]** Note that this bit is initialized by being loaded from the inverted value of CBS bit in CONFIG0.7 at all resets except software reset. It keeps unchanged after software reset.

*Note that after the CPU is released from all reset state, the hardware will always check the BS bit instead of the CBS bit to determine from APROM or LDROM that the device reboots.* 

### **22.7 Reset State**

The reset state does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. Note that the RAM contents may be lost if the  $V_{DD}$  falls below approximately 1.2V. It is the minimum voltage level required for RAM data retention. Therefore, after the power-on reset the RAM contents will be indeterminate. During a power fail condition. If the power falls below the data retention minimum voltage, the RAM contents will also lose.

After a reset, most of SFRs go to their initial values except bits which are affected by different reset events. See the notes of Table 6–[2. N78E517A SFR Description and Reset Values.](#page-23-0) The Program Counter is forced to 0000H and held as long as the reset condition is applied. Note that the Stack Pointer is also reset to 07H,

therefore the stack contents may be effectively lost during the reset event even though the RAM contents are not altered.

After a reset, interrupts and Timers are disabled. The I/O port SFRs have FFH written into them which puts the port pins in a high state.



**ARICAL DESCRIPTION** 



# **23. AUXILIARY FEATURES**

ALE is used to enable the address latch that separates the address from the data on Port 0. ALE runs at 1/6 of the Fosc in 12T mode. An ALE pulse is omitted always. The user can turn ALE signal off via setting ALEOFF to reduce EMI. ALEOFF enable will just make ALE activating during external memory access through a MOVC or MOVX instruction. ALE will stay high in other conditions.

#### **AUXR – Auxiliary Register**







# **24. CONFIG BYTES**

N78E517A has several hardware configuration bytes, called CONFIG bytes, those are used to configure the hardware options such as the security bits, system clock source, and so on. These hardware options can be re-configured through the Programmer/Writer or ISP modes. N78E517A has four CONFIG bytes those are CONFIG0-3. Several functions which are defined by certain CONFIG bits are also available to be re-configured by certain SFR bits. Therefore, there is a need to load such CONFIG bits into respective SFR bits. Such loading will occurs after resets. (Software reset will reload all CONFIG bytes except CBS bit in CONFIG0.) These SFR bits can be continuously controlled via user's software.

### *Note that CONFIG bits marked as "-" should always keep unprogrammed.*

#### **CONFIG0**



unprogrammed value: 1111 1111b





**Figure 24–1. CONFIG0 Reset Reloading Except Software Reset** 

### **CONFIG1**

Î.



unprogrammed value: 1111 1111b



**[1]** Note that there will be no APROM if setting CHBDA 00H. CPU will execute codes in the external Program Memory.





### **CONFIG2**









**Figure 24–3. CONFIG2 Reset Reloading** 

### **CONFIG3**



unprogrammed value: 1111 1111b



**RITAL RUBBER OF DEPARTMENT** 







# **25. INSTRUCTION SET**

N78E517A executes all the instructions of the standard 8051 family. All instructions are coded within an 8-bit field called an OPCODE. This single byte must be fetched from Program Memory. The OPCODE is decoded by the CPU. It determines what action the microcontroller will take and whether more operation data is needed from memory. If no other data is needed, then only one byte was required. Thus the instruction is called a one byte instruction. In some cases, more data is needed. These will be two or three byte instructions.

[Table 25](#page-120-0)–1 lists all instructions in details. Note of the instruction set and addressing modes are shown below.



<span id="page-120-0"></span>

**Table 25–1. Instruction Set for N78E517A** 



**Table 25–1. Instruction Set for N78E517A** 





**Table 25–1. Instruction Set for N78E517A** 

**[1]** The most three significant bits in the 11-bit address [A10:A8] decide the ACALL hex code. The code will be [A10,A9,A8,1,0,0,0,1].

**[2]** The most three significant bits in the 11-bit address [A10:A8] decide the AJMP hex code. The code **REFAIRE REPAIRS ON PROPERTY** 

# **26. ELECTRICAL CHARACTERISTICS**

# **26.1 Absolute Maximum Ratings**



Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. It is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

# **26.2 DC Electrical Characteristics**

Temperature = -40℃ to +85℃;  $V_{SS} = 0V$ ;  $V_{DD} = 4.5V$  to 5.5V @ F = 0 to 40MHz (12T mode), F = 0 to 33MHz (6T mode)  $V_{DD} = 2.4V$  to 5.5V @ F = 0 to 27MHz (12T mode), F = 0 to 20MHz (6T mode)  $V_{DD}$  = 3.0V to 5.5V for ISP erasing or programming.

### **Table 26–1. DC Characteristics**





**[1]** Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:<br>Maximum  $I_{OL}$  per port pin : 20mA

Maximum  $I_{OL}$  per port pin :

Maximum I<sub>OL</sub> per 8-bit port : 40mA

Maximum total  $I_{OL}$  for all outputs: 100mA

**[2]** Pins of Ports 1-4 and Port 0 with internal pull-up enabled will source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{\text{IN}}$  is approximately 1.5V to 2.5V.

**[3]** It is measured while MCU keeps in running SJMP \$ loop continuously. P0 is externally or internally pulled-up.



Figures below shows supply and Idle mode current under 12T/6T with internal program memory mode.







**Figure 26–2. Supply Current Under 12T Mode, External Clock (2)** 





**Figure 26–4. Supply Current Under 6T Mode, External Clock (2)** 



**Figure 26–5. Idle Mode Current Under 12T Mode, External Clock (1)** 







**Figure 26–7. Idle Mode Current Under 6T Mode, External Clock (1)** 





# **26.3 AC Electrical Characteristics**

### **Table 26–2. AC Characteristics**







**Figure 26–9. External Clock Input Timing** 



Figure 26–10. External Program Memory Read Cycle<br>
and Cycle **Cycle and Cycle and C** 



**Figure 26–11. External Data Memory Read Cycle** 





### **Table 26–3. Characteristics of On-chip RC Oscillators**



**[1]** Internal 11.0592MHz is not listed for the same frequency deviation due to directly divided by 2 from 22.1184MHz source.

**[2]** A 0.1μF capacitor is recommended to be added on XTAL1 pin to gain the more precise frequency of the internal RC oscillator frequency if it is selected as the system clock source.

#### **Table 26–4. Characteristics of Brown-out Detection**





# **27. PACKAGES**



**Figure 27–1. DIP-40 Package Dimention** 



**Figure 27–2. PLCC-44 Package Dimention**







<span id="page-137-0"></span>**Figure 27–4. TQFP-44 Package Dimention** 





# **28. DOCUMENT REVISION HISTORY**



# **Technical Supporting Web**

**80C51 8-bit MCU Series**  <http://www.nuvoton.com/80C51>

**REAT REAT PROPERTY** 

More product details and update information, please visit our website: **[www.nuvoton.com](http://www.nuvoton.com/)**

### **Headquarter-Taiwan**

**Nuvoton Technology Corp.** 

No. 4, Creation Rd. Ill, Hsinchu Science Park, 300 Taiwan TEL: 886-3-5770066

### **Worldwide Sales Offices**

**Taipei Sales Office**  8F, No. 480, Rueiguang Rd., Neihu Chiu, Taipei, 114 Taiwan TEL: 886-2-26588066

#### **Nuvoton Electronics Tech. (Shenzhen) Limited**

Unit 1501, New World Center, 6009 Yitian Road, Futian, Shenzhen, P.R.China 518026 TEL: 86-755-83515350

### **Nuvoton Technology Corp. America**

i<br>K

2727 N. First Street, San Jose, CA 95134, U.S.A. TEL: 1-408-544-1718

### **Nuvoton Electronics Tech. (H.K.) Limited**

Unit 9-11, 22F, Millennium City *2,* 378 Kwun Tong Road, Kowloon, Hong Kong TEL: 852-27513100

### **Important Notice**

**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".** 

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.** 

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.** 

> Please note that all data and specifications are subject to change without notice All the trademarks of products and companies mentioned in this datasheet belong to their respective owners