



NC7SV74

TinyLogic® ULP-A D-Type Flip-Flop with Preset and Clear

Features

- Space-saving US8 surface-mount package
- MicroPak™ Pb-free leadless package
- 0.9V to 3.6V V_{CC} supply operation
- 3.6V over-voltage tolerant I/Os at V_{CC} from 0.9V to 3.6V
- Extremely High Speed t_{PD}
 - 1.0 ns typ for 2.7V to 3.6V V_{CC}
 - 1.2 ns typ for 2.3V to 2.7V V_{CC}
 - 1.9 ns typ for 1.65V to 1.95V V_{CC}
 - 3.2 ns typ for 1.4V to 1.6V V_{CC}
 - 6.0 ns typ for 1.1V to 1.3V V_{CC}
 - 13.0 ns typ for 0.9V V_{CC}
- Power-off high-impedance inputs and outputs
- High static drive (I_{OH}/I_{OL})
 - ±24.0 mA @ 3.00V V_{CC}
 - ±18.0 mA @ 2.30V V_{CC}
 - ±6.0 mA @ 1.65V V_{CC}
 - ±4.0 mA @ 1.4V V_{CC}
 - ±2.0 mA @ 1.1V V_{CC}
 - ±0.1 mA @ 0.9V V_{CC}
- Ultra low dynamic power

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.
MicroPak™ and *Quiet Series™* are trademarks of Fairchild Semiconductor Corporation.

General Description


The NC7SV74 is a single D-type CMOS flip-flop with preset and clear from Fairchild's Ultra Low Power-A (ULP-A) series of TinyLogic products, in space-saving US8 and MicroPak™ packages. ULP-A is ideal for applications that require extreme high speed, high drive, and low power.

This product is designed for a wide low-voltage operating range (0.9V to 3.6V V_{CC}) and applications that require more drive and speed than the TinyLogic ULP series, but still require low power consumption.

The NC7SV74 is uniquely designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

The signal level applied to the D input is transferred to the Q output during the positive-going transition of the CLK pulse.

Battery Life vs. V_{CC} Supply Voltage



TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly.

$$\text{Battery Life} = (V_{battery} * I_{battery} * .9) / (P_{device}) / 24\text{hrs/day}$$

where: $P_{device} = (I_{CC} * V_{CC}) + (C_{PD} + C_L) * V_{CC}^2 * f$

Assumes ideal 3.6V Lithium Ion battery with current rating of 900mAH and derated 90% and device frequency at 10MHz, with $C_L = 15 \text{ pF}$ load.

Ordering Information

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SV74K8X	MAB08A	V74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7SV74L8X	MAC08A	Z4	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel


Pb-Free package per JEDEC J-STD-020B.

NC7SV74 – TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear

Pin Descriptions

Pin Names	Description
D	Data Input
CK	Clock Pulse Input
CLR	Direct Clear Input
Q, Q̄	Flip-Flop Output
PR	Direct Preset Input

Logic Symbol/s



Truth Table/s

Inputs				Outputs		Function
CLR	PR	D	CK	Q	Q̄	
L	H	X	X	L	H	Clear
H	L	X	X	H	L	Preset
L	L	X	X	H	H	—
H	H	L	-	L	H	—
H	H	H	-	H	L	—
H	H	X	-	Q _n	Q̄ _n	No Change

H = HIGH Logic Level

L = LOW Logic Level

Q_n = No change in data

X = Immaterial


Z = High Impedance

- = Rising Edge

- = Falling edge


Connection Diagram/s

Pin Assignments for US8



(Top View)


Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering info

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Through View)

Absolute Maximum Ratings

Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. I_O Absolute Maximum Rating must be observed.

Supply Voltage (V_{CC})	-0.5V to +4.6V
DC Input Voltage (V_{IN})	-0.5V to +4.6V
DC Output Voltage (V_{OUT})	
HIGH or LOW State	-0.5V to V_{CC} +0.5V
$V_{CC} = 0V$	-0.5V to +4.6V
DC Input Diode Current (I_{IK}) $V_{IN} < 0V$	±50 mA
DC Output Diode Current (I_{OK})	
$V_{OUT} < 0V$	-50 mA
$V_{OUT} > V_{CC}$	+50 mA
DC Output Source/Sink Current (I_{OH}/I_{OL})	± 50 mA
DC V_{CC} or Ground Current per Supply Pin (Icc or Ground)	± 50 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C

Recommended Operating Conditions

Unused inputs must be held HIGH or LOW. They may not float.

Power Supply	0.9V to 3.6V
Input Voltage (V_{IN})	0V to 3.6V
Output Voltage (V_{OUT})	
$V_{CC} = 0.0V$	0V to 3.6V
HIGH or LOW State	0V to V_{CC}
Output Current in I_{OH}/I_{OL}	
$V_{CC} = 3.0V$ to 3.6V	±24.0 mA
$V_{CC} = 2.3V$ to 2.7V	±18.0 mA
$V_{CC} = 1.65V$ to 1.95V	±6.0 mA
$V_{CC} = 1.4V$ to 1.6V	±4.0 mA
$V_{CC} = 1.1V$ to 1.3V	±2.0 mA
$V_{CC} = 0.9V$	±0.1 mA
Free Air Operating Temperature (T_A)	-40°C to +85°C
Minimum Input Edge Rate (dt/dv)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

NC7SV74 — TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$		$T_A = -40^\circ C \text{ to } +85^\circ C$		Units	Conditions
			Min.	Max.	Min.	Max.		
V_{IH}	HIGH Level Input Voltage	0.90 1.10 ≤ $V_{CC} \leq 1.30$ 1.40 ≤ $V_{CC} \leq 1.60$ 1.65 ≤ $V_{CC} \leq 1.95$ 2.30 ≤ $V_{CC} \leq 2.70$ 2.70 ≤ $V_{CC} \leq 3.60$	0.65 × V_{CC} 0.65 × V_{CC} 0.65 × V_{CC} 0.65 × V_{CC} 1.6 2.0		0.65 × V_{CC} 0.65 × V_{CC} 0.65 × V_{CC} 0.65 × V_{CC} 1.6 2.0		V	
V_{IL}	LOW Level Input Voltage	0.90 1.10 ≤ $V_{CC} \leq 1.30$ 1.40 ≤ $V_{CC} \leq 1.60$ 1.65 ≤ $V_{CC} \leq 1.95$ 2.30 ≤ $V_{CC} \leq 2.70$ 2.70 ≤ $V_{CC} \leq 3.60$		0.35 × V_{CC} 0.35 × V_{CC} 0.35 × V_{CC} 0.35 × V_{CC} 0.7 0.8		0.35 × V_{CC} 0.35 × V_{CC} 0.35 × V_{CC} 0.35 × V_{CC} 0.7 0.8		
V_{OH}	HIGH Level Output Voltage	0.90 1.10 ≤ $V_{CC} \leq 1.30$ 1.40 ≤ $V_{CC} \leq 1.60$ 1.65 ≤ $V_{CC} \leq 1.95$ 2.30 ≤ $V_{CC} \leq 2.70$ 2.70 ≤ $V_{CC} \leq 3.60$	$V_{CC} - 0.1$ $V_{CC} - 0.1$ $V_{CC} - 0.2$ $V_{CC} - 0.2$ $V_{CC} - 0.2$ $V_{CC} - 0.2$		$V_{CC} - 0.1$ $V_{CC} - 0.1$ $V_{CC} - 0.2$ $V_{CC} - 0.2$ $V_{CC} - 0.2$ $V_{CC} - 0.2$		V	$I_{OH} = -100 \text{ mA}$
		1.10 ≤ $V_{CC} \leq 1.30$	0.75 × V_{CC}		0.75 × V_{CC}			$I_{OH} = -2.0 \text{ mA}$
		1.40 ≤ $V_{CC} \leq 1.60$	0.75 × V_{CC}		0.75 × V_{CC}			$I_{OH} = -4.0 \text{ mA}$
		1.65 ≤ $V_{CC} \leq 1.95$	1.25		1.25			$I_{OH} = -6.0 \text{ mA}$
		2.30 ≤ $V_{CC} \leq 2.70$	2.0		2.0			$I_{OH} = -12.0 \text{ mA}$
		2.30 ≤ $V_{CC} \leq 2.70$	1.8		1.8			$I_{OH} = -18.0 \text{ mA}$
		2.70 ≤ $V_{CC} \leq 3.60$	2.2		2.2			$I_{OH} = -24.0 \text{ mA}$
		2.30 ≤ $V_{CC} \leq 2.70$	1.7		1.7			
		2.70 ≤ $V_{CC} \leq 3.60$	2.4		2.4			
		2.70 ≤ $V_{CC} \leq 3.60$	2.2		2.2			
		0.90 1.10 ≤ $V_{CC} \leq 1.30$ 1.40 ≤ $V_{CC} \leq 1.60$ 1.65 ≤ $V_{CC} \leq 1.95$ 2.30 ≤ $V_{CC} \leq 2.70$ 2.70 ≤ $V_{CC} \leq 3.60$	0.1 0.1 0.2 0.2 0.2 0.2		0.1 0.1 0.2 0.2 0.2 0.2		V	$I_{OL} = 100 \text{ mA}$
		1.10 ≤ $V_{CC} \leq 1.30$	0.25 × V_{CC}		0.25 × V_{CC}			$I_{OL} = 2.0 \text{ mA}$
		1.40 ≤ $V_{CC} \leq 1.60$	0.25 × V_{CC}		0.25 × V_{CC}			$I_{OL} = 4.0 \text{ mA}$
		1.65 ≤ $V_{CC} \leq 1.95$	0.3		0.3			$I_{OL} = 6.0 \text{ mA}$
		2.30 ≤ $V_{CC} \leq 2.70$	0.4		0.4			$I_{OL} = 12.0 \text{ mA}$
		2.70 ≤ $V_{CC} \leq 3.60$	0.4		0.4			$I_{OL} = 18.0 \text{ mA}$
		2.30 ≤ $V_{CC} \leq 2.70$	0.6		0.6			$I_{OL} = 24.0 \text{ mA}$
		2.70 ≤ $V_{CC} \leq 3.60$	0.4		0.4			
I_{IN}	Input Leakage Current	0.90 to 3.60	±0.1		±0.5		mA	$0 \leq V_I \leq 3.6V$
I_{OFF}	Power Off Leakage Current	0	0.5		0.5		mA	$0 \leq (V_I, V_O) \leq 3.6V$
I_{CC}	Quiescent Supply Current	0.90 to 3.60	0.9		0.9		mA	$V_I = V_{CC} \text{ or GND}$
		0.90 to 3.60			±0.9			$V_{CC} \leq V_I \leq 3.6V$

NC7SV74 — TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear

AC Electrical Characteristics


Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$			Units	Conditions	Figure Number
			Min.	Typ.	Max.			
f_{MAX}	Maximum Clock Frequency	0.90	50			MHz	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	150		150		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	200		200		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	200		200		$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 5
		$2.30 \leq V_{CC} \leq 2.70$	200		200		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	200		200		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_{PLH}	Propagation Delay CK to Q, \bar{Q}	0.90	13.0			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	3.0	6.0	9.9		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	1.0	3.2	6.0		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	1.0	1.9	4.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 3
		$2.30 \leq V_{CC} \leq 2.70$	0.8	1.2	3.0		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	0.7	1.0	2.8		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_{PHL}	Propagation Delay $\overline{CLR}, \overline{PR}$, to Q, \bar{Q}	0.90	14.0			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	3.0	6.5	10.5		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	1.0	3.2	6.0		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	1.0	1.9	4.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 3
		$2.30 \leq V_{CC} \leq 2.70$	0.8	1.2	3.0		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	0.7	1.0	2.8		$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_S	Setup Time, CK to D	0.90	6.5			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	3.5				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	2.0				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	1.5				$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 4
		$2.30 \leq V_{CC} \leq 2.70$	2.0				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	1.5				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_H	Hold Time, CK to D	0.90	0.5			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	0.5				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	0.5				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	0.5				$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 4
		$2.30 \leq V_{CC} \leq 2.70$	0.5				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	0.5				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_W	Pulse Width, CK, $\overline{PR}, \overline{CLR}$	0.90	7.0			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	4.0				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	3.0				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	3.0				$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 5
		$2.30 \leq V_{CC} \leq 2.70$	3.0				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	3.0				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
t_{REC}	Recover Time $\overline{CLR}, \overline{PR}$ to CK	0.90	8.0			ns	$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 1
		$1.10 \leq V_{CC} \leq 1.30$	4.5				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$1.40 \leq V_{CC} \leq 1.60$	3.0				$C_L = 30 \text{ pF}, R_L = 500\Omega$	
		$1.65 \leq V_{CC} \leq 1.95$	3.0				$C_L = 15 \text{ pF}, R_L = 1 \text{ M}\Omega$	Figure 4
		$2.30 \leq V_{CC} \leq 2.70$	3.0				$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	
		$2.70 \leq V_{CC} \leq 3.60$	3.0				$C_L = 30 \text{ pF}, R_L = 500\Omega$	

Capacitance

Symbol	Parameter	Typ.	Max.	Units	Conditions
C_{IN}	Input Capacitance	2.0		pF	$V_{CC} = 0V$
C_{OUT}	Output Capacitance	4.5		pF	$V_{CC} = 0V$
C_{PD}	Power Dissipation Capacitance	20.0		pF	$V_I = V_{CC} \text{ or } 0V, f = 10 \text{ MHz}$

NC7SV74 – TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear

AC Loading and Waveforms




C_L includes load and stray capacitance

Input PRR = 1.0 MHz; t_W = 500 ns

AC Test Circuit

Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PLZ}, t_{PLZ}	6V at $V_{CC} = 3.3V \pm 0.3V$ $V_{CC} \times 2$ at $V_{CC} < 3.0V$
t_{PZH}, t_{PHZ}	GND




CP Input = AC Waveform; $t_r = t_f = 2.5$ ns;


CP Input PRR = 10 MHz; Duty Cycle = 50%

D Input PRR = 5MHz; Duty Cycle = 50%


I_{CCD} Test Circuit



AC Waveforms



AC Waveforms




AC Waveforms

Tape and Reel Specification

TAPE FORMAT for US8

Package	Tape Section	Number Cavities	Cavity Status	Cover Tape
Designator				Status
K8X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)




TAPE FORMAT for MicroPak

Package	Tape Section	Number Cavities	Cavity Status	Cover Tape
Designator				Status
L8X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)








NC7SV74 – TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear



NC7SV74 — TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear

Physical Dimensions




**8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide
Package Number MAB08A**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/dwg/MA/MAB08A.pdf>.

Physical Dimensions



MAC08AREV4

Pb-Free 8-Lead MicroPak, 1.6 mm Wide
Package Number MAC08A

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/dwg/MA/MAC08A.pdf>.

NC7SV74 — TinyLogic® ULP-A D Type Flip-Flop with Preset and Clear



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™	F-PFSTM	Sync-Lock™
AX-CAP®*	FRFET®	SYSTEM GENERAL®
BitSiC™	Global Power Resource™	TinyBoost®
Build it Now™	GreenBridge™	TinyBuck®
CorePLUS™	Green FPS™	TinyCalc™
CorePOWER™	Green FPS™ e-Series™	TinyLogic®
CROSSVOLT™	Grmax™	TINYOPTO™
CTL™	GTO™	TinyPower™
Current Transfer Logic™	IntelliMAX™	TinyPwm™
DEUXPEED®	ISOPLANAR™	TinyWire™
Dual Cool™	Making Small Speakers Sound Louder and Better™	TransIC™
EcoSPARK®	MegaBuck™	TriFault Detect™
EfficientMax™	MICROCOUPLER™	TRUECURRENT®*
ESBC™	MicroFET™	μSerDes™
	MicroPak™	UHC™
Fairchild®	MicroPak2™	Ultra FRFET™
Fairchild Semiconductor®	MillerDrive™	UniFET™
FACT Quiet Series™	MotionMax™	VCX™
FACT®	mWSaver®	VisualMax™
FAST®	OptoHiT™	VoltagePlus™
FastCore™	OPTOLOGIC®	XS™
FETBench™	OPTOPLANAR®	
FPS™		

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I66