
- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Interchangeable With Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor (DSP) Applications including Interface With TMS320
- Voltage-Mode Operation
- CMOS Technology

KEY PERFORMANCE SPECIFIC	CATIONS
Resolution	8 bits
Linearity Error	1/2 LSB
Power Dissipation at V _{DD} = 5 V	20 mW
Settling Time at $V_{DD} = 5 \text{ V}$	100 ns
Propagation Delay Time at VDD = 5 V	80 ns

description

The TLC7528C, TLC7528E, and TLC7528I are dual, 8-bit, digital-to-analog converters designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, 8-bit, input port. Control input DACA/DACB determines which DAC is to be loaded. The load cycle of these devices is similar



to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.

These devices operate from a 5-V to 15-V power supply and dissipates less than 15 mW (typical). The 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. Refer to the typical application information in this data sheet.

The TLC7528C is characterized for operation from 0°C to 70°C. The TLC7528I is characterized for operation from –25°C to 85°C. The TLC7528E is characterized for operation from –40°C to 85°C.


AVAILABLE OPTIONS

		PACKAGE	
TA	SMALL OUTLINE (DW)	CHIP CARRIER (FN)	PLASTIC DIP (N)
0°C to 70°C	TLC7528CDW	TLC7528CFN	TLC7528CN
-25°C to 85°C	TLC7528IDW	TLC7528IFN	TLC7528IN
-40°C to 85°C	TLC7528EDW	TLC7528EFN	TLC7528EN


DUCTION DATA Information is current se of publication date, ucts conform to specifications per the terms of Texas instruments land warranty. Production processing does not necessarily include ng of all parameters.



functional block diagram



operating sequence



TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS

SLAS062A - JANUARY 1987 - REVISED MARCH 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} (to AGND or DGND)	0.3 V to 16.5 V
Voltage between AGND and DGND	$-0.3 \text{ V to V}_{DD} + 0.3$
Reference voltage, V _{refA} or V _{refB} (to AGND)	±25 V
Feedback voltage V _{RFBA} or V _{RFBB} (to AGND)	±25 V
Output voltage, V _{OA} or V _{OB} (to AGND)	±25 V
Peak input current	10 μΑ
Operating free-air temperature range, T _A : TLC7528C	0°C to 70°C
TLC7528I	25°C to 85°C
TLC7528E	40°C to 85°C
Storage temperature range, T _{stg}	65°C to 150°C
Case temperature for 10 seconds, T _C : FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		V _{DD} = 4	V _{DD} = 4.75 V to 5.25 V		V _{DD} = 1	14.5 V to	15.5 V	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Reference voltage, VrefA or VrefB			±10			±10		٧
High-level input voltage, VIH		2.4			13.5			٧
ow-level input voltage, V _{IL}			٠	8.0			1.5	٧
CS setup time, t _{Su(CS)}		50			50			ns
CS hold time, th(CS)		0			0			ns
DAC select setup time, t _{su(DAC)}		50			50			ns
DAC select hold time, th(DAC)		10			10			ns
Data bus input setup time t _{SU(D)}		25			25			ns
Data bus input hold time th(D)		10			10			ns
Pulse duration, WR low, tw(WR)		50			50			ns
Operating free-air temperature, TA	TLC7628C	0		70	0		70	°C
	TLC7628I	-25		85	-25		85	
	TLC7628E	40		85	-40		85	

TLC7528C, TLC7528E, TLC7528I DUAL 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS

SLAS062A - JANUARY 1987 - REVISED MARCH 1995

electrical characteristics over recommended operating free-air temperature range, V_{refA} = V_{refB} = 10 V, V_{OA} and V_{OB} at 0 V (unless otherwise noted)

	TEST CONDITION		TEST COMPLETIONS	٧	DD = 5	.	٧	DD = 15	٧	UNIT
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYPT	MAX	ONII
Ιн	High-level input current		VI = VDD			10			10	μА
1/L	Low-level input current		V ₁ = 0	5	12	-10	5	12	-10	μA
	Reference input impedance REFA or REFB to AGND	ce				20			20	kΩ
		OUTA	DAC data latch loaded with 000000000, V _{refA} = ±10 V	±400		±400			±200	nA
llkg	Output Leakage Current	ОИТВ	DAC data latch loaded with 000000000, VrefB = ±10 V			±400			±200	
-	Input resistance match (REFA to REFB)					±1%			±1%	
	DC supply sensitivity, ∆ga	in/∆V _{DD}	ΔV _{DD} = ±10%			0.04			0.02	%/%
IDD	Supply current (quiescent)	All digital inputs at V _{IH} min or V _{IL} max			2			2	mA
IDD	Supply current (standby)		All digital inputs at 0 V or VDD			0.5			0.5	mA
		DB0-DB7				10			10	рF
Cį	Input capacitance	WR, CS, DACA/DACB				15			15	pF
			DAC data latches loaded with 000000000			50			50	pF
Co	Output capacitance (OUT	A, UU1B)	DAC data latches loaded with 11111111			120			120	p⊢

[†] All typical values are at T_A = 25°C.

operating characteristic over recommended operating free-air temperature range, $V_{refA} = V_{refB} = 10$ V, V_{OA} and V_{OB} at 0 V (unless otherwise noted)

PARAM	FTFR	TEST CONDITIONS	V	DD = 5 \	/	۷۵	D = 15	v	
		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Linearity error					±1/2			±1/2	LSB
Settling time (to 1/2 l	LSB)	See Note 1			100	·		100	ns
Gain error		See Note 2			2.5			2.5	LSB
AC feedthrough	REFA to OUTA	0 11 0			-65	· · · · · · · · · · · · · · · · · · ·		-65	
AC reedimough	REFB to OUTB	See Note 3		-65	-65			dB	
Temperature coefficient of gain		See Note 4			0.007		_	0.0035	%FSR/°C
Propagation delay (fi 90% of final analog of	• •	See Note 5			80			80	ns
Channel-to-channel	REFA to OUTB	See Note 6		77			77	-	
ısolation	REFB to OUTA	See Note 7		77			77		dB
Digital-to-analog glitch impulse area		Measured for code transition from 00000000 to 11111111, TA = 25°C		160			440		nV∙s
Digital crosstalk		Measured for code transition from 00000000 to 111111111, TA = 25°C		30			60		nV•s
Harmonic distortion		V _i = 6 V, f = 1 kHz, T _A = 25°C		-85			-85		dB

NOTES: 1. OUTA, OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to VDD or VDD to 0 V.

- 2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V_{ref} 1 LSB.
- 3. V_{ref} = 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.
- 4. Temperature coefficient of gain measured from 0°C to 25°C or from 25°C to 70°C.
- 5. VrefA = VrefB = 10 V; OUTA/OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to VDD or VDD to 0 V.
- 6. Both DAC latches loaded with 111111111; V_{refA} = 20 V peak-to-peak, 100-kHz sine wave; V_{refB} = 0; T_A = 25°C.
- 7. Both DAC latches loaded with 111111111; V_{refB} = 20 V peak-to-peak, 100-kHz sine wave; V_{refA} = 0; T_A = 25°C.

PRINCIPLES OF OPERATION

These devices contain two identical, 8-bit-multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current (l_{lkg}) flows across internal junctions, and as with most semiconductor devices, doubles every 10°C. C_0 is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of C_0 is 50 pF to 120 pF maximum. The equivalent output resistance (r_0) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus, \overline{CS} , \overline{WR} , and $\overline{DACA}/DACB$ control signals. When \overline{CS} and \overline{WR} are both low, the TLC7528 analog output, specified by the $\overline{DACA}/DACB$ control line, responds to the activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the \overline{CS} signal or \overline{WR} signal goes high, the data on the DB0–DB7 inputs is latched until the \overline{CS} and \overline{WR} signals go low again. When \overline{CS} is high, the data inputs are disabled regardless of the state of the \overline{WR} signal.



PRINCIPLES OF OPERATION

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 5 V. These devices can operate with any supply voltage in the range from 5 V to 15 V; however, input logic levels are not TTL compatible above 5 V.




Figure 1. Simplified Functional Circuit for DACA





Figure 2. TLC7528 Equivalent Circuit, DACA Latch Loaded With 11111111

MODE SELECTION TABLE

DACA/DACB	CS	WR	DACA	DACB
L	L	L	Write	Hold
Н	L	L	Hold	Write
X	Н	Х	Hold	Hold
X	Х	Н	Hold	Hold


L = low level, H = high level, X = don't care

These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 3 and 4. Tables 1 and 2 summarize input coding for unipolar and bipolar operation.



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
 - B. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 3. Unipolar Operation (2-Quadrant Multiplication)



NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for VOA = 0 V with code 10000000 in DACA latch. Adjust R3 for VOB = 0 V with 10000000 in DACB latch.

B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.

C. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.

Figure 4. Bipolar Operation (4-Quadrant Operation)

Table 1. Unipolar Binary Code

ANALOG OUTPUT					
-V _I (255/256)					
-V ₁ (129/256)					
$-V_{\parallel}$ (128/256) = $-V_{\parallel}$ /2					
-V _I (127/256)					
−V _I (1/256)					
$-V_1(0/256) = 0$					


†1 LSB = (2-8)VI

Table 2. Bipolar (Offset Binary) Code

DAC LATCH MSB	CONTENTS LSB‡	ANALOG OUTPUT
1111	1111	V _I (127/128)
1000		V _I (1/128)
1000	0000	òν
0111	1111	-Vi (1/128)
0000		-V ₁ (127/128)
0000	0000	-V _I (128/128)


‡1 LSB = (2-7)VI

microprocessor interface information



NOTE A: A = decoded address for TLC7528 DACA
A + 1 = decoded address for TLC7528 DACB


Figure 5. TLC7528 - Intel 8051 Interface



NOTE A: A = decoded address for TLC7528 DACA A + 1 = decoded address for TLC7528 DACB

Figure 6. TLC7528 - 6800 Interface

APPLICATION INFORMATION



NOTE A: A = decoded address for TLC7528 DACA
A + 1 = decoded address for TLC7528 DACB

Figure 7. TLC7528 To Z-80A Interface

programmable window detector

The programmable window comparator shown in Figure 8 determines if voltage applied to the DAC feedback resistors are within the limits programmed into the data latches of these devices. Input signal range depends on the reference and polarity, that is, the test input range is 0 to $-V_{ref}$. The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits drives the output high.

APPLICATION INFORMATION




Figure 8. Digitally-Programmable Window Comparator (Upper- and Lower-Limit Tester)

digitally controlled signal attenuator

Figure 9 shows a TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.




Figure 9. Digitally Controlled Dual Telephone Attenuator



APPLICATION INFORMATION

Table 3. Attenuation vs DACA, DACB Code

ATTN (dB)	DAC INPUT CODE	CODE IN DECIMAL	ATTN (dB)	DAC INPUT CODE	CODE IN DECIMAL
0	11111111	255	8.0	01100110	102
0.5	11110010	242	8.5	01100000	96
1.0	11100100	228	9.0	01011011	91
1.5	11010111	215	9.5	01010110	86
2.0	11001011	203	10.0	01010001	81
2.5	11000000	192	10.5	01001100	76
3.0	10110101	181	11.0	01001000	72
3.5	10101011	171	11.5	01000100	68
4.0	10100010	162	12.0	01000000	64
4.5	10011000	152	12.5	00111101	61
5.0	10011111	144	13.0	00111001	57
5.5	10001000	136	13.5	00110110	54
6.0	10000000	128	14.0	00110011	51
6.5	01111001	121	14.5	00110000	48
7.0	01110010	114	15.0	00101110	46
7.5	01101100	108	15.5	00101011	43


programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications requiring microprocessor control of filter parameters.

As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easy to achieve.

$$f_C = \frac{1}{2\pi \ \text{R1C1}}$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5. This defines the limits of the component values.



Circuit Equations:

$$C_1 = C_2$$
, $R_1 = R_2$, $R_4 = R_5$

$$Q = \frac{R_3}{R_4} \cdot \frac{R_F}{R_{fb/DACR1}}$$

R_{fb} is the internal resistor connected between OUTB and RFBB

$$G = -\frac{R_F}{R_S}$$

NOTES: A. Op-amps A1, A2, A3, and A4 are TL287.

B. CS compensates for the op-amp gain-bandwidth limitations.

C. DAC equivalent resistance equals

256 × (DAC ladder resistance)

DAC distance

Figure 10. Digitally Controlled State-Variable Filter



voltage-mode operation

It is possible to operate the current multiplying D/A converter of these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 11 is an example of a current multiplying D/A, that operates in the voltage mode.




Figure 11. Voltage-Mode Operation

The following equation shows the relationship between the fixed input voltage and the analog output voltage:

$$V_{O} = V_{I} (D/256)$$

where

VO = analog output voltage

 V_1 = fixed input voltage

D = digital input code converted to decimal

In voltage-mode operation, these devices meets the following specification:

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Linearity error at REFA or REFB	$V_{DD} = 5 \text{ V}$, OUTA or OUTB at 2.5 V, $T_A = 25^{\circ}\text{C}$		1	LSB