

Data Sheet August 11, 2015 FN7105.5

## 200MHz Rail-to-Rail Amplifiers

The EL8200, EL8201, and EL8401 represent rail-to-rail amplifiers with a -3dB bandwidth of 200MHz and slew rate of 200V/ $\mu$ s. Running off a very low supply current of 2mA per channel, the EL8200, EL8201, and EL8401 also feature inputs that go to 0.15V below the V<sub>S</sub>- rail. The EL8200 and EL8201 are dual channel amplifiers. The EL8401 is a quad channel amplifier.

The EL8200 includes a fast-acting disable/power-down circuit. With a 25ns disable and a 200ns enable, the EL8200 is ideal for multiplexing applications.

The EL8200, EL8201, and EL8401 are designed for a number of general purpose video, communication, instrumentation, and industrial applications. The EL8200 is available in a 10 Ld MSOP package, the EL8201 in an 8 Ld SO package, and the EL8401 in a 14 Ld SO and 16 Ld QSOP packages. All are specified for operation over the -40°C to +85°C temperature range.

EL8201


#### **Features**


- · 200MHz -3dB bandwidth
- · 200V/µs slew rate
- · Low supply current = 2mA per channel
- · Supplies from 3V to 5.5V
- · Rail-to-rail output
- Input to 0.15V below V<sub>S</sub>-
- Fast 25ns disable (EL8200 only)
- · Low cost
- · Pb-free available (RoHS compliant)

## **Applications**

- · Video amplifiers
- · Portable/hand-held products
- · Communications devices

#### **Pinouts**





## **Ordering Information**

PART NUMBER (See Note)	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #
EL8200IYZ (No longer available, recommended replacement: EL8201ISZ)	BAMAA	10 Ld MSOP	MDP0043
EL8200IYZ-T7* (No longer available, recommended replacement: EL8201ISZ-T7)	BAMAA	10 Ld MSOP	MDP0043
EL8200IYZ-T13* (No longer available, recommended replacement: EL8201ISZ-T13)	BAMAA	10 Ld MSOP	MDP0043
EL8201ISZ	8201ISZ	8 Ld SO	MDP0027
EL8201ISZ-T7*	8201ISZ	8 Ld SO	MDP0027
EL8201ISZ-T13*	8201ISZ	8 Ld SO	MDP0027
EL8401ISZ (No longer available or supported)	8401ISZ	14 Ld SO	MDP0027
EL8401ISZ-T7* (No longer available or supported)	8401ISZ	14 Ld SO	MDP0027
EL8401ISZ-T13* (No longer available or supported)	8401ISZ	14 Ld SO	MDP0027
EL8401IUZ (No longer available or supported)	8401IUZ	16 Ld QSOP	MDP0040
EL8401IUZ-T7* (No longer available or supported)	8401IUZ	16 Ld QSOP	MDP0040
EL8401IUZ-T13* (No longer available or supported)	8401IUZ	16 Ld QSOP	MDP0040

<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## EL8200, EL8201, EL8401

## **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

Supply Voltage from V <sub>S</sub> + to V <sub>S</sub>	Power Dissipation See Curves
Input Voltage	Storage Temperature
Differential Input Voltage	Ambient Operating Temperature
Continuous Output Current	Operating Junction Temperature

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

## **Electrical Specifications** $V_S$ + = 5V, $V_S$ - = GND, $T_A$ = 25°C, $V_{CM}$ = 2.5V, $R_L$ to 2.5V, $A_V$ = 1, Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
INPUT CHARA	ACTERISTICS	l.				
V <sub>OS</sub>	Offset Voltage		-6	-0.8	+6	mV
TCVOS	Offset Voltage Temperature Coefficient	Measured from T <sub>MIN</sub> to T <sub>MAX</sub>		3		μV/°C
IB	Input Bias Current	V <sub>IN</sub> = 0V	-2.5	-1.6		μΑ
Ios	Input Offset Current	V <sub>IN</sub> = 0V		0.2	0.55	μΑ
TCI <sub>OS</sub>	Input Bias Current Temperature Coefficient	Measured from T <sub>MIN</sub> to T <sub>MAX</sub>		2		nA/°C
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = -0.15V to +3.5V (EL8200,EL8201)	70	90		dB
		V <sub>CM</sub> = -0.15V to +3.5V (EL8401)	65	90		dB
CMIR	Common Mode Input Range		V <sub>S</sub> 0.15		V <sub>S</sub> + -1.5	V
R <sub>IN</sub>	Input Resistance	Common Mode		16		$M\Omega$
C <sub>IN</sub>	Input Capacitance			0.5		pF
A <sub>VOL</sub>	Open Loop Gain	$V_{OUT}$ = +1.5V to +3.5V, $R_L$ = 1k $\Omega$ to GND	75	90		dB
		$V_{OUT}$ = +1.5V to +3.5V, $R_L$ = 150 $\Omega$ to GND		80		dB
OUTPUT CHA	RACTERISTICS					
R <sub>OUT</sub>	Output Resistance	A <sub>V</sub> = +1		30		mΩ
V <sub>OP</sub>	Positive Output Voltage Swing	$R_L = 1k\Omega$	4.85	4.9		V
		$R_L = 150\Omega$	4.6	4.7		V
V <sub>ON</sub>	Negative Output Voltage Swing	$R_L = 150\Omega$		100	150	mV
		$R_L = 1k\Omega$		35	50	mV
l <sub>OUT</sub>	Linear Output Current			65		mA
I <sub>SC</sub> (source)	Short Circuit Current	R <sub>L</sub> = 10Ω	60	70		mA
I <sub>SC</sub> (sink)	Short Circuit Current	R <sub>L</sub> = 10Ω	100	130		mA
POWER SUPF	PLY					
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> + = 4.5V to 5.5V	70	100		dB
I <sub>S-ON</sub>	Supply Current			2	2.4	mA
I <sub>S-OFF</sub>	Supply Current - Disabled per Amplifier	EL8200 only		40	90	μΑ
ENABLE (EL8	200 ONLY)				-	
t <sub>EN</sub>	Enable Time			200		ns
t <sub>DS</sub>	Disable Time			25		ns
V <sub>IH-ENB</sub>	ENABLE Pin Voltage for Power-up			0.8		V

3 intersil FN7105.5 August 11, 2015

# EL8200, EL8201, EL8401

 $\textbf{Electrical Specifications} \qquad \text{V}_{S}\text{+} = 5\text{V}, \text{ V}_{S}\text{-} = \text{GND}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CM} = 2.5\text{V}, \text{ R}_{L} \text{ to } 2.5\text{V}, \text{ A}_{V} = 1, \text{ Unless Otherwise Specified (Continued)}$ 

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 1)	TYP	MAX (Note 1)	UNIT
V <sub>IL-ENB</sub>	ENABLE Pin Voltage for Shut-down			2		V
I <sub>IH-ENB</sub>	ENABLE Pin Input Current High			8.6		μΑ
I <sub>IL-ENB</sub>	ENABLE Pin Input for Current Low			0.01		μΑ
AC PERFORM	ANCE				1	
BW	-3dB Bandwidth	$A_V = +1, R_F = 0\Omega, C_L = 1.5pF$		200		MHz
		$A_V = -1$ , $R_F = 1k\Omega$ , $C_L = 1.5pF$		90		MHz
		$A_V = +2$ , $R_F = 1k\Omega$ , $C_L = 1.5pF$		90		MHz
		$A_V = +10, R_F = 1k\Omega, C_L = 1.5pF$		10		MHz
BW	±0.1dB Bandwidth	$A_V = +1, R_F = 0\Omega, C_L = 1.5pF$		20		MHz
Peak	Peaking	$A_V = +1, R_F = 1k\Omega, C_L = 1.5pF$		1		dB
GBWP	Gain Bandwidth Product			100		MHz
PM	Phase Margin	$R_L$ = 1kΩ, $C_L$ = 1.5pF		55		0
SR	Slew Rate	$A_V = 2$ , $R_L = 100\Omega$ , $V_{OUT} = 0.5V$ to 4.5V	160	200		V/µs
t <sub>R</sub>	Rise Time	2.5V <sub>STEP</sub> , 20% - 80%		8		ns
t <sub>F</sub>	Fall Time	2.5V <sub>STEP</sub> , 20% - 80%		7		ns
OS	Overshoot	200mV step		10		%
t <sub>PD</sub>	Propagation Delay	200mV step		2		ns
t <sub>S</sub>	0.1% Settling Time	200mV step		20		ns
dG	Differential Gain	$A_V = +2$ , $R_F = 1k\Omega$ , $R_L = 150\Omega$		0.035		%
dP	Differential Phase	$A_V = +2, R_F = 1k\Omega, R_L = 150\Omega$		0.05		0
e <sub>N</sub>	Input Noise Voltage	f = 10kHz		10		nV/√Hz
i <sub>N</sub> +	Positive Input Noise Current	f = 10kHz		1		pA/√Hz
i <sub>N</sub> -	Negative Input Noise Current	f = 10kHz		0.8		pA/√Hz
e <sub>S</sub>	Channel Separation	f = 100kHz		95		dB

## NOTE:

# Pin Descriptions

EL8200 (10 Ld SO)	EL8201 (8 Ld SO)	EL8401 (14 Ld SO)	EL8401 (16 Ld QSOP)	NAME	FUNCTION
1, 5	3, 5	3, 5, 10, 12	3, 5, 12, 14	IN+	Non-inverting input for each channel
2, 4				CE	Enable and disable input for each channel
3	4	11	13	VS-	Negative power supply
6, 10	2, 6	2, 6, 9, 13	2, 6, 11, 15	IN-	Inverting input for each channel
7, 9	1, 7	1, 7, 8, 14	1, 7, 10, 16	OUT	Amplifier output for each channel
8	8	4	4	VS+	Positive power supply

<sup>1.</sup> Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

## Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT **VOLTAGE LEVELS** 




FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS R<sub>LOAD</sub>




FIGURE 3. SMALL SIGNAL FREQUENCY RESPONSE FOR **VARIOUS NON-INVERTING GAINS** 




FIGURE 4. SMALL SIGNAL FREQUENCY RESPONSE FOR **VARIOUS INVERTING GAINS** 




FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS CL




FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE FOR **VARIOUS CL** 

intersil FN7105.5 August 11, 2015




FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS RF AND RG




FIGURE 8. OPEN LOOP GAIN AND PHASE vs FREQUENCY




FIGURE 9. COMMON-MODE REJECTION RATIO vs **FREQUENCY** 




FIGURE 10. SMALL SIGNAL BANDWIDTH vs SUPPLY **VOLTAGE** 




FIGURE 11. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 12. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE




FIGURE 13. POWER SUPPLY REJECTION RATIO vs **FREQUENCY** 




FIGURE 14. HARMONIC DISTORTION vs OUTPUT VOLTAGE




FIGURE 15. DISABLED OUTPUT ISOLATION FREQUENCY **RESPONSE** 




FIGURE 16. HARMONIC DISTORTION vs FREQUENCY




FIGURE 17. HARMONIC DISTORTION vs LOAD RESISTANCE




FIGURE 18. VOLTAGE AND CURRENT NOISE vs FREQUENCY




FIGURE 19. CHANNEL SEPARATION vs FREQUENCY (EL8200 AND EL8201)




FIGURE 20. CHANNEL SEPARATION vs FREQUENCY (EL8401)




FIGURE 21. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 22. OUTPUT SWING




FIGURE 23. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 24. OUTPUT SWING




FIGURE 25. DISABLED RESPONSE (EL8200)




FIGURE 27. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 26. ENABLED RESPONSE (EL8200)





FIGURE 28. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

## Simplified Schematic Diagram



## Description of Operation and Application Information

#### **Product Description**

The EL8200, EL8201 and EL8401 are wide bandwidth, single supply, low power and rail-to-rail output voltage feedback operational amplifiers. The amplifiers are internally compensated for closed loop gain of +1 of greater. Connected in voltage follower mode and driving a  $1k\Omega$  load, they have a -3dB bandwidth of 200MHz. Driving a 150 $\Omega$ load, the bandwidth is about 130MHz while maintaining a 200V/us slew rate. The EL8200 is available with a power down pin to reduce power to 30µA typically while the amplifier is disabled.

#### Input, Output and Supply Voltage Range

The EL8200, EL8201 and EL8401 have been designed to operate with a single supply voltage from 3V to 5.0V. Split supplies can also be used as long as their total voltage is within 3V to 5.0V. The amplifiers have an input common mode voltage range from 0.15V below the negative supply  $(V_S$ -pin) to within 1.5V of the positive supply  $(V_S$ +pin). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The output of the EL8200, EL8201 and EL8401 can swing rail to rail. As the load resistance becomes lower, the ability to drive close to each rail is reduced. For the load resistor  $1k\Omega$ , the output swing is about 4.9V at a 5V supply. For the load resistor 150 $\Omega$ , the output swing is about 4.6V.

#### Choice of Feedback Resistor and Gain Bandwidth **Product**

For applications that require a gain of +1, no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R<sub>E</sub> has some maximum value that should not be exceeded for optimum performance. If a large value of RF must be used, a small capacitor in the few Pico farad range in parallel with RF can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, the output stage is also a gain stage with the load. RF and RG appear in parallel with R<sub>L</sub> for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R<sub>F</sub> also has a minimum value that should not be exceeded for optimum performance. For gain of +1, R<sub>F</sub>=0 is optimum. For the gains other than +1, optimum response is obtained with R<sub>F</sub> between 300 $\Omega$  to 1k $\Omega$ .

The EL8200, EL8201 and EL8401 have a gain bandwidth product of 100MHz. For gains ≥5, its bandwidth can be predicted by the following equation:

 $Gain \times BW = 100MHz$ 

#### Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of 150 $\Omega$ , because the change in output current with DC level. Special circuitry has been incorporated in the EL8200, EL8201 and EL8401 to reduce the variation of the output impedance with the current output. This results in dG and dP specifications of 0.03% and 0.05°, while driving 150 $\Omega$  at a gain of 2. Driving high impedance loads would give a similar or better dG and dP performance.

#### Driving Capacitive Loads and Cables

The EL8200, EL8201 and EL8401 can drive 10pF loads in parallel with  $1k\Omega$  with less than 5dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between  $5\Omega$  to  $50\Omega$ ) can be placed in series with the output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R<sub>G</sub> can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

#### Disable/Power-Down

The EL8200 can be disabled and placed its output in a high impedance state. The turn off time for each channel is about 25ns and the turn on time is about 200ns. When disabled, the amplifier's supply current is reduced to 30µA typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard TTL or CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V<sub>S</sub>- pin. Letting the ENABLE pin float or applying a signal that is less than 0.8V above V<sub>S</sub>- will enable the amplifier. The amplifier will be disabled when the signal at ENABLE pin is 2V above V<sub>S</sub>-.

#### **Output Drive Capability**

The EL8200, EL8201 and EL8401 do not have internal short circuit protection circuitry. They have a typical short circuit current of 70mA sourcing and 140mA sinking for the output is connected to half way between the rails with a  $10\Omega$ resistor. If the output is shorted indefinitely, the power

FN7105.5

dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±40mA. This limit is set by the design of the internal metal interconnections.

#### Power Dissipation

With the high output drive capability of the EL8200, EL8201 and EL8401, it is possible to exceed the 125°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$

Where:

T<sub>JMAX</sub> = Maximum junction temperature

T<sub>AMAX</sub> = Maximum ambient temperature

 $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:

$$PD_{MAX} = V_S \times I_{SMAX} + \Sigma (V_S - V_{OUTi}) \times \frac{V_{OUTi}}{R_{Li}}$$

For sinking:

$$PD_{MAX} = V_S \times I_{SMAX} + \Sigma (V_{OUTi} - V_S) \times I_{LOADi}$$

Where:

V<sub>S</sub> = Total supply voltage

I<sub>SMAX</sub> = Maximum quiescent supply current

V<sub>OUTi</sub> = Maximum output voltage of the application for each channel

R<sub>LOADi</sub> = Load resistance tied to ground for each channel

I<sub>LOADi</sub> = Load current for each channel

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LOADi}$  to avoid the device overheat.

### Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For

normal single supply operation, where the  $V_S$ - pin is connected to the ground plane, a single 4.7 $\mu$ F tantalum capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor from  $V_S$ + to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the  $V_S$ - pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

### **Typical Applications**

#### **VIDEO SYNC PULSE REMOVER**

Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 29 shows a gain of 2 connections. Figure 30 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.

#### **MULTIPLEXER**

Besides the normal power down usage, the  $\overline{\text{ENABLE}}$  pin of the EL8200 can be used for multiplexing applications. Figure 31 shows two channels with the outputs tied together, driving a back terminated  $75\Omega$  video load. A  $2V_{P-P}$  2MHz sine wave is applied to Amp A and a  $1V_{P-P}$  2MHz sine wave is applied to Amp B. Figure 32 shows the ENABLE signal and the resulting output waveform at  $V_{OUT}$ . Observe the break-before-make operation of the multiplexing. Amp A is on and  $V_{IN1}$  is passed through to the output when the  $\overline{\text{ENABLE}}$  signal is low and turns off in about 25ns when the  $\overline{\text{ENABLE}}$  signal is high. About 200ns later, Amp B turns on and  $V_{IN2}$  is passed through to the output. The break-before-make operation ensures that more than one amplifier isn't trying to drive the bus at the same time.




FIGURE 29. SYNC PULSE REMOVER




FIGURE 30. VIDEO SIGNAL




FIGURE 31. TWO TO ONE MULTIPLEXER




FIGURE 32. ENABLE SIGNAL

#### SINGLE SUPPLY VIDEO LINE DRIVER

The EL8200, EL8201 and EL8401 are wideband rail-to-rail output op amplifiers with large output current, excellent dG, dP, and low distortion that allow them to drive video signals in low supply applications. Figure 33 is the single supply non-inverting video line driver configuration and Figure 34 is the inverting video ling driver configuration. The signal is AC coupled by  $\text{C}_1.\ \text{R}_1$  and  $\text{R}_2$  are used to level shift the input and output to provide the largest output swing.  $\text{R}_F$  and  $\text{R}_G$ 

set the AC gain.  $C_2$  isolates the virtual ground potential.  $R_T$  and  $R_3$  are the termination resistors for the line.  $C_1$ ,  $C_2$  and  $C_3$  are selected big enough to minimize the droop of the luminance signal.




FIGURE 33. 5V SINGLE SUPPLY NON INVERTING VIDEO LINE DRIVER




FIGURE 34. 5V SINGLE SUPPLY INVERTING VIDEO LINE DRIVER




FIGURE 35. VIDEO LINE DRIVER FREQUENCY RESPONSE

intersil® FN7105.5 August 11, 2015

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
August 11, 2015	FN7105.5	Updated Ordering Information table on page 2. Added Revision History and About Intersil sections.

#### About Intersil


Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.


For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.


You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

# Small Outline Package Family (SO)







## **MDP0027**

#### **SMALL OUTLINE PACKAGE FAMILY (SO)**


	INCHES								
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES:


Rev. M 2/07


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994

# Quarter Size Outline Plastic Packages Family (QSOP)









#### MDP0040

#### QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY


	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
Е	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-


Rev. F 2/07


#### NOTES:


- Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

## Mini SO Package Family (MSOP)









#### **MDP0043**

#### MINI SO PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
Α	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. D 2/07

#### NOTES:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001guality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com