

## SINGLE 12-BIT, 65-MSPS IF SAMPLING ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- 12-Bit Resolution
- 65-MSPS Maximum Sample Rate
- 2-V<sub>pp</sub> Differential Input Range
- 3.3-V Single Supply Operation
- 1.8-V to 3.3-V Output Supply
- 400-mW Total Power Dissipation
- Two's Complement Output Format
- On-Chip S/H and Duty Cycle Adjust Circuit
- Internal or External Reference

- 48-Pin TQFP Package With PowerPad (7 mm x 7 mm body size)
- 64.5-dBFS SNR and 72-dBc SFDR at 65 MSPS and 190-MHz Input
- Power-Down Mode
- Single-Ended or Differential Clock
- 1-GHz -3-dB Input Bandwidth

### APPLICATIONS


- High IF Sampling Receivers
- Medical Imaging
- Portable Instrumentation

### DESCRIPTION

The ADS5413 is a low power, 12-bit, 65-MSPS, CMOS pipeline analog-to-digital converter (ADC) that operates from a single 3.3-V supply, while offering the choice of digital output levels from 1.8 V to 3.3 V. The low noise, high linearity, and low clock jitter makes the ADC well suited for high-input frequency sampling applications. On-chip duty cycle adjust circuit allows the use of a non-50% duty cycle. This can be bypassed for applications requiring low jitter or asynchronous sampling. The device can also be clocked with single ended or differential clock, without change in performance. The internal reference can be bypassed to use an external reference to suit the accuracy and low drift requirements of the application.

The device is specified over full temperature range (-40°C to +85°C).

### FUNCTIONAL BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CommsADC is a trademark of Texas Instruments.

# ADS5413

SLWS153 – DECEMBER 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS5413	HTQFP-48 <sup>(2)</sup> PowerPAD	PHP	-40°C to 85°C	AZ5413	ADS5413I PHP	Tray, 250

<sup>(1)</sup> For the most current product and ordering information, see the Package Option Addendum located at the end of this data sheet.

<sup>(2)</sup> Thermal pad size: 3,5 mm × 3,5 mm

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

	UNITS	
Supply voltage range	AVDD measured with respect to AGND	-0.3 V to 3.9 V
	OVDD measure with respect to OGND	-0.3 V to 3.9 V
Digital input, measured with respect to AGND	-0.3 V to AVDD + 0.3 V	
Reference inputs Vrefb or Vrefl, measured with respect to AGND	-0.3 V to AVDD + 0.3 V	
Analog inputs Vinp or Vinn, measured with respect to AGND	-0.3 V to AVDD + 0.3 V	
Maximum storage temperature	150°C	
Soldering reflow temperature	235°C	

<sup>(1)</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>

	MIN	NOM	MAX	UNIT
<b>ENVIRONMENTAL</b>				
Operating free-air temperature, T <sub>A</sub>	-40		85	°C
<b>SUPPLIES</b>				
Analog supply voltage, V <sub>(AVDD)</sub>	3	3.3	3.6	V
Output driver supply voltage, V <sub>(OVDD)</sub>	1.6		3.6	V
<b>ANALOG INPUTS</b>				
Input common-mode voltage		CML <sup>(2)</sup>		V
Differential input voltage range		2		V <sub>PP</sub>
<b>CLOCK INPUTS, CLK AND CLKC</b>				
Sample rate, f <sub>S</sub> = 1/t <sub>c</sub>	5		65	MHz
Differential input swing (see Figure 17)	1		6	V <sub>PP</sub>
Differential input common-mode voltage (see Figure 18)		1.65		V
Clock pulse width high, t <sub>w(H)</sub> (see Figure 16, with DCA off)	6.92			ns
Clock pulse width low, t <sub>w(L)</sub> (see Figure 16, with DCA off)	6.92			ns

<sup>(1)</sup> Recommended by design and characterization but not tested at final production unless specified under the *electrical characteristics* section.

<sup>(2)</sup> See V<sub>(CML)</sub> in the internal reference generator section.

**ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, clock frequency = 65 MSPS, 50% clock duty cycle (AVDD = OVDD = 3.3 V), duty cycle adjust off, internal reference, A<sub>IN</sub> = -1 dBFS, 1.2-V<sub>PP</sub> square differential clock (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DC PERFORMANCE</b>						
<b>Power Supply</b>						
I <sub>(AVDD)</sub>	Total analog supply current with internal reference and DCA on	A <sub>IN</sub> = 0 dBFS, f <sub>IN</sub> = 2 MHz	113			mA
	Analog supply current with external reference and DCA on		96			
	Analog supply current with internal and DCA off reference		107			
I <sub>(OVDD)</sub>	Digital output driver supply current	A <sub>IN</sub> = 0 dBFS, f <sub>IN</sub> = 2 MHz	8			mA
P <sub>D</sub>	Total power dissipation	A <sub>IN</sub> = 0 dBFS, f <sub>IN</sub> = 2 MHz	400	480	mW	
P <sub>D</sub>	Power down dissipation	PWDN = high	23	50	mW	
<b>DC Accuracy</b>						
	No missing codes		Assured			
DNL	Differential nonlinearity	Sinewave input, f <sub>IN</sub> = 2 MHz	-0.9	±0.5	1	LSB
INL	Integral nonlinearity	Sinewave input, f <sub>IN</sub> = 2 MHz	-2	±1	2	LSB
E <sub>O</sub>	Offset error	Sinewave input, f <sub>IN</sub> = 2 MHz	3			mV
E <sub>G</sub>	Gain error	Sinewave input, f <sub>IN</sub> = 2 MHz	0.3			%FS
<b>Internal Reference Generator</b>						
V <sub>REFB</sub>	Reference bottom		1.1	1.25	1.4	V
V <sub>REFT</sub>	Reference top		2.1	2.25	2.4	V
	V <sub>REFT</sub> - V <sub>REFB</sub>		1.06			V
	V <sub>REFT</sub> - V <sub>REFB</sub> variation (6σ)		0.06			V
V <sub>(CML)</sub>	Common-mode output voltage		1.8			V
<b>Digital Inputs (PWD, DCA, REF SEL)</b>						
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V	-60	60		μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.3 V	-60	60		μA
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage		0.8			V
<b>Digital Outputs</b>						
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 50 μA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = -50 μA	0.8			V
<b>AC PERFORMANCE</b>						
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 14 MHz	63	68.5		dBFS
		f <sub>IN</sub> = 39 MHz	68.5			
		f <sub>IN</sub> = 70 MHz	68.2			
		f <sub>IN</sub> = 150 MHz	64.8			
		f <sub>IN</sub> = 220 MHz	63.8			
SINAD	Signal-to-noise and distortion	f <sub>IN</sub> = 14 MHz	62.5	67.6		dBFS
		f <sub>IN</sub> = 39 MHz	67.8			
		f <sub>IN</sub> = 70 MHz	67.9			
		f <sub>IN</sub> = 150 MHz	63.2			
		f <sub>IN</sub> = 220 MHz	63			
SFDR	Spurious free dynamic range	f <sub>IN</sub> = 14 MHz	72	77.5		dBc
		f <sub>IN</sub> = 39 MHz	79			
		f <sub>IN</sub> = 70 MHz	81			
		f <sub>IN</sub> = 150 MHz	69			
		f <sub>IN</sub> = 220 MHz	72			

# ADS5413

SLWS153 – DECEMBER 2003

## ELECTRICAL CHARACTERISTICS (CONTINUED)

 over operating free-air temperature range, clock frequency = 65 MSPS, 50% clock duty cycle (AVDD = OVDD = 3.3 V), duty cycle adjust off, internal reference,  $A_{IN} = -1$  dBFS, 1.2-V<sub>PP</sub> square differential clock (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AC PERFORMANCE (Continued)</b>					
HD2 Second order harmonic	$f_{IN} = 14$ MHz		90		dBc
	$f_{IN} = 39$ MHz		90		
	$f_{IN} = 70$ MHz		90		
	$f_{IN} = 150$ MHz		83		
	$f_{IN} = 220$ MHz		72		
HD3 Third order harmonic	$f_{IN} = 14$ MHz		77.5		dBc
	$f_{IN} = 39$ MHz		79		
	$f_{IN} = 70$ MHz		81		
	$f_{IN} = 150$ MHz		69		
	$f_{IN} = 220$ MHz		77		
Two tone IMD rejection, $A_{1,2} = -7$ dBFS	$f_1 = 220$ MHz, $f_2 = 225$ MHz		69		dBc
Analog input bandwidth	-3 dB BW respect to -3 dBFS input at low frequency		1		GHz

## TIMING CHARACTERISTICS

 25°C,  $C_L = 10$  pF

		MIN	TYP	MAX	UNIT
$t_{d(A)}$	Aperture delay		2		ns
	Aperture jitter		0.4		ps
$t_{d(Pipe)}$	Latency		6		Cycles
$t_{d1}$	Propagation delay from clock input to beginning of data stable <sup>(1)</sup>	DCS off, OVDD = 1.8 V	8		ns
$t_{d2}$	Propagation delay from clock input to end of data stable <sup>(1)</sup>		20.3		
$t_{d1}$	Propagation delay from clock input to beginning of data stable <sup>(1)</sup>	DCS off, OVDD = 3.3 V	7		ns
$t_{d2}$	Propagation delay from clock input to end of data stable <sup>(1)</sup>		20.3		
$t_{d1}$	Propagation delay from clock input to beginning of data stable <sup>(1)</sup>	DCS on, OVDD = 1.8 V	10		ns
$t_{d2}$	Propagation delay from clock input to end of data stable <sup>(1)</sup>		22.3		
$t_{d1}$	Propagation delay from clock input to beginning of data stable <sup>(1)</sup>	DCS on, OVDD = 3.3 V	9		ns
$t_{d2}$	Propagation delay from clock input to end of data stable <sup>(1)</sup>		22.3		

<sup>(1)</sup> Data stable if  $V_O < 10\%$  OVDD or  $V_O > 90\%$  OVDD

## TIMING DIAGRAM





Figure 1. ADS5413 Timing Diagram

**PIN ASSIGNMENTS**



**Terminal Functions**

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
AVDD	1, 7, 10, 18, 40, 44, 45, 47	I	Analog power supply
AGND	2, 5, 11, 21, 41, 42, 43, 46	I	Analog ground
CLK	19	I	Clock input
CLKC	20	I	Complementary clock input
CML	6	O	Common-mode output voltage
D11–D0	25–36	O	Digital outputs, D11 is most significant data bit, D0 is least significant data bit.
DCA	24	I	Duty cycle adjust control. High = enable, low = disable, NC = enable
DECOUPLING	15	O	Decoupling pin. Add 0.1 $\mu$ F to GND
NC	12, 14, 17, 37		Internally not connected
OGND	22, 39	I	Digital driver ground
OVDD	23, 38	I	Digital driver power supply
PWD	16	I	Power down. High = powered down, low = powered up, NC = powered up
REF SEL	48	I	Reference select. High = external reference, low = internal reference, NC = internal reference
VBG	13	O	Bandgap voltage output
VINN	4	I	Complementary analog input
VINP	3	I	Analog input
VREFB	8	I/O	Reference bottom
VREFT	9	I/O	Reference top

TYPICAL CHARACTERISTICS†




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7

† 50% duty cycle.  $AV_{DD} = 3.3 \text{ V}$ ,  $OV_{DD} = 3.3 \text{ V}$ ,  $25^\circ\text{C}$ , DCA off, internal reference,  $A_{in} = -1 \text{ dBFS}$ , CLK 2.8-V<sub>PP</sub> sine wave single ended, unless otherwise noted

TYPICAL CHARACTERISTICS†




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13

† 50% duty cycle.  $AV_{DD} = 3.3 \text{ V}$ ,  $OV_{DD} = 3.3 \text{ V}$ ,  $25^\circ\text{C}$ , DCA off, internal reference,  $A_{in} = -1 \text{ dBFS}$ , CLK 2.8-V<sub>pp</sub> sine wave single ended, unless otherwise noted

TYPICAL CHARACTERISTICS†




Figure 14. SNR– dBFS





Figure 15. SFDR – dBc

† 50% duty cycle.  $AV_{DD} = 3.3\text{ V}$ ,  $OV_{DD} = 3.3\text{ V}$ ,  $25^\circ\text{C}$ , DCA off, internal reference,  $A_{in} = -1\text{ dBFS}$ , CLK 2.8-V<sub>PP</sub> sine wave single ended, unless otherwise noted




TYPICAL CHARACTERISTICS†




NOTE: CLK 1.15-V<sub>pp</sub> square-wave differential

Figure 16



‡ Measured from CLK to CLKC

Figure 17



NOTE: CLK 1-V<sub>pp</sub> square-wave differential

Figure 18




Figure 19




Figure 20




Figure 21

† 50% duty cycle. AV<sub>DD</sub> = 3.3 V, OV<sub>DD</sub> = 3.3 V, 25°C, DCA off, internal reference, A<sub>in</sub> = -1 dBFS, CLK 2.8-V<sub>pp</sub> sine wave single ended, unless otherwise noted

TYPICAL CHARACTERISTICS†




Figure 22




Figure 23




Figure 24






Figure 25

† 50% duty cycle.  $AV_{DD} = 3.3\text{ V}$ ,  $OV_{DD} = 3.3\text{ V}$ ,  $25^\circ\text{C}$ , DCA off, internal reference,  $A_{in} = -1\text{ dBFS}$ , CLK 2.8-V<sub>PP</sub> sine wave single ended, unless otherwise noted


**EQUIVALENT CIRCUITS**




**Figure 26. References**



**Figure 27. Analog Input Stage**



**Figure 28. Clock Inputs**



**Figure 29. Digital Outputs**

## APPLICATION INFORMATION

### CONVERTER OPERATION

The ADS5413 is a 12-bit pipeline ADC. Its low power (400 mW) at 65 MSPS and high sampling rate is achieved using a state-of-the-art switched capacitor pipeline architecture built on an advanced low-voltage CMOS process. The ADS5413 analog core operates from a 3.3 V supply consuming most of the power. For additional interfacing flexibility, the digital output supply (OVDD) can be set from 1.6 V to 3.6 V. The ADC core consists of 10 pipeline stages and one flash ADC. Each of the stages produces 1.5 bits per stage. Both the rising and the falling clock edges are utilized to propagate the sample through the pipeline every half clock, for a total of six clock cycles.

### ANALOG INPUTS


The analog input for the ADS5413 consists of a differential track-and-hold amplifier implemented using a switched capacitor technique, shown in Figure 27. This differential input topology, along with closely matched capacitors, produces a high level of ac-performance up to high sampling and input frequencies.

The ADS5413 requires each of the analog inputs (VINP and VINM) to be externally biased around the common mode level of the internal circuitry (CML, pin 6).

For a full-scale differential input, each of the differential lines of the input signal (pins 3 and 4) swings symmetrically between  $CML+(V_{\text{ref}+}+V_{\text{ref}b})/2$  and  $CML-(V_{\text{ref}+}+V_{\text{ref}b})/2$ . The maximum swing is determined by the difference between the two reference voltages, the top reference (REFT), and the bottom reference (REFB). The total differential full-scale input swing is  $2(V_{\text{ref}+} - V_{\text{ref}b})$ . See the reference circuit section for possible adjustments of the input full scale.


Although the inputs can be driven in single-ended configuration, the ADS5413 obtains optimum performance when the analog inputs are driven differentially. The circuit in Figure 30 shows one possible configuration. The single-ended signal is fed to the primary

of an RF transformer. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode (CML) reference from the ADS5413 is connected to the center-tap of the secondary. To ensure a steady low noise CML reference, the best performance is obtained when the CML output is connected to ground with a 0.1- $\mu\text{F}$  and 0.01- $\mu\text{F}$  low inductance capacitor.



**Figure 30. Driving the ADS5413 Analog Input With Impedance Matched Transmission Line**

If it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine a single-ended amplifier with an RF transformer as shown in Figure 31. Texas Instruments offers a wide selection of operational amplifiers, as the THS3001/2, the OPA847, or the OPA695 that can be selected depending on the application.  $R_{\text{IN}}$  and  $C_{\text{IN}}$  can be placed to isolate the source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. Although not needed, it is recommended to lay out the circuit with placement for those three components, which allows fine tune of the prototype if necessary. Nevertheless, any mismatch between the differential lines of the input produces a degradation in performance at high input frequencies, mainly characterized by an increase in the even harmonics. In this case, special care should be taken keeping as much electrical symmetry as possible between both inputs. This includes shorting  $R_{\text{IN}}$  and leaving  $C_{\text{IN}}$  unpopulated.



**Figure 31. Converting a Single-Ended Input Signal Into a Differential Signal Using an RF Transformer**

Another possibility is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring input dc coupling. Flexible in their configurations (see Figure 32), such amplifiers can be used for single ended to differential conversion, for signal amplification, and for filtering prior to the ADC.




Figure 32. Using the THS4503 With the ADS5413

## REFERENCE CIRCUIT

The ADS5413 has its own internal reference generation saving external circuitry in the design. For optimum performance, it is best to connect both VREFB and VREFT to ground with a 1- $\mu$ F and a 0.1- $\mu$ F decoupling capacitor in parallel and a 0.1- $\mu$ F capacitor between both pins (see Figure 33). The band-gap voltage output is not a voltage source to be used external to the ADS5413. However, it should be decoupled to ground with a 1- $\mu$ F and a 0.01- $\mu$ F capacitor in parallel.

For even more design flexibility, the internal reference can be disabled using the pin 48. By default, this pin is internally connected with a 70-k $\Omega$  pulldown resistor to ground, which enables the internal reference circuit. Tying this pin to AVDD powers down the internal reference generator, allowing the user to provide external voltages for VREFT (pin 9) and VREFB (pin 8). In addition to the power consumption reduction (typically 56 mW) which is now transferred to the external circuitry, it also allows for a precise setting of the input range. To further remove any variation with external factors, such as temperature or supply voltage, the user has direct access to the internal resistor divider, without any intermediate buffering. The equivalent circuit for the reference input pins is shown in Figure 26. The core of the ADC is designed for a 1 V difference between the reference pins. Nevertheless, the user can use these pins to set a different input range. Figure 11 shows the variation on SNR and SFDR for a sampling rate of 65 MHz and a single-tone input of 80 MHz at -1 dBFS for different VREFT-VREFB voltage settings.




Figure 33. Internal Reference Usage

## CLOCK INPUTS

The ADS5413 clock input can be driven with either a differential clock signal or a single ended clock input with little or no difference in performance between the single-ended and differential-input configurations (see Figure 17). The common mode of the clock inputs is set internally to AVDD/2 using 5-k $\Omega$  resistors (see Figure 28).

When driven with a single-ended clock input, it is best to connect the CLKC input to ground with a 0.01- $\mu$ F capacitor (see Figure 34), while CLK is ac-coupled with 0.01  $\mu$ F to the clock source.




Figure 34. AC-Coupled Single-Ended Clock Input

The ADS5413 clock input can also be driven differentially. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.01- $\mu$ F capacitors (see Figure 35). The differential input swing can vary between 1 V and 6 V with little or no performance degradation (see Figure 17).




Figure 35. AC-Coupled Differential Clock Input

Although the use of the ac-coupled configuration is recommended to set up the common mode for the clock, the ADS5413 can be operated with different common modes for those cases where the ac configuration can not be used. Figure 18 shows the performance of the ADS5413 versus different clock common modes.

## ADS5413

SLWS153 – DECEMBER 2003

---

The ADS5413 can be driven either with a sine wave or a square wave. The internal ADC core uses both edges of the clock for the conversion process. This means that ideally, a 50% duty cycle should be provided. Nevertheless, the ADC includes an on-board duty cycle adjuster (DCA) that adjusts the incoming clock duty cycle which may not be 50%, to a 50% duty cycle for the internal use. By default, this circuit is enabled internally (with a pull-up resistor of 70 k $\Omega$ ), which relaxes the design specifications of the external clock. Figure 16 shows the performance of the ADC for a 65-MHz clock and 14-MHz input signal versus clock duty cycle, for the two cases, with the DCA enabled and disabled. Nevertheless, there are some situations where the user may prefer to disable the DCA. For asynchronous clocking, i.e., when the sampling period is purposely not constant, this circuit should be disabled. Another situation is the case of high input frequency sampling. For high input frequencies, a low jitter clock should be provided. On that sense, we recommend to band-pass filter the source which, consequently, provides a sinusoidal clock with 50% duty cycle. The use of the DCA on that case would not be beneficial and adds noise to the internal clock, increasing the jitter and degrading the performance. Figure 19 shows the performance versus input frequency for the different clocking schemes. Finally, adding the DCA introduces delay between the input clock and the output data and what is more important, slightly bigger variation of this delay versus external conditions, such as temperature. To disable the DCA, user should connect it to ground.

### POWER DOWN

When power down (pin 16) is tied to AVDD, the device reduces its power consumption to a typical value of 23 mW. Connecting this pin to GND or leaving it not connected (an internal 70-k $\Omega$  pulldown resistor is provided) enables the device operation.

### DIGITAL OUTPUTS

The ADS5413 output format is 2s complement. The voltage level of the outputs can be adjusted by setting the OVDD voltage between 1.6 V and 3.6 V, allowing for direct interface to several digital families. For better performance, customers should select the smaller output swing required in the application. To improve the performance, mainly on the higher output voltage swing configurations, the addition of a series resistor at the outputs, limiting peak currents, is recommended. The maximum value of this resistor is limited by the maximum data rate of the application. Values between 0  $\Omega$  and 200  $\Omega$  are usual. Also, limiting the length of the external traces is a good practice.

All the data sheet plots have been obtained in the worst case situation, where OVDD is 3.3 V. The external series resistors were 150  $\Omega$  and the load was a 74AVC16244 buffer, as the one used in the evaluation board. In this configuration, the rising edge of the ADC output is 5 ns, which allows for a window to capture the data of 10.4 ns (without including other factors).

---

## DEFINITION OF SPECIFICATIONS

### Analog Bandwidth

The analog bandwidth is the analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB in respect to the value measured at low input frequencies.

### Aperture Delay

The delay between the 50% point of the rising edge of the CLK command and the instant at which the analog input is sampled.

### Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

### Differential Nonlinearity

The average deviation of any single LSB transition at the digital output from an ideal 1 LSB step at the analog input.

### Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a *best straight line* determined by a least square curve fit.

### Clock Pulse Width/Duty Cycle

Pulse width high is the minimum amount of time that the CLK pulse should be left in logic 1 state to achieve rated performance; pulse width low is the minimum time CLK pulse should be left in low state. At a given clock rate, these specifications define acceptable clock duty cycles.

### Maximum Conversion Rate

The clock rate at which parametric testing is performed.

### Power Supply Rejection Ratio

The ratio of a change in input offset voltage to a change in power supply voltage.

### Signal-to-Noise and Distortion (SINAD)

The ratio of the rms signal amplitude (set 1 dB below full scale) to rms value of the sum of all other spectral components, including harmonics but excluding dc.

### Signal-to-Noise Ratio (Without Harmonics)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the the sum of all other spectral components, excluding the first five harmonics and dc.

### Spurious-Free Dynamic Range

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic and it is reported in dBc.

### Two-Tone Intermodulation Distortion Rejection

The ratio of the rms value of either input tone to the rms value of the worst third order intermodulation product reported in dBc.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS5413IPHP	ACTIVE	HTQFP	PHP	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ5413	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
ADS5413IPHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25

## GENERIC PACKAGE VIEW


**PHP 48**

**TQFP - 1.2 mm max height**

7 x 7, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4226443/A

# PACKAGE OUTLINE

PHP0048C

PowerPAD™ TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



4226381/A 11/2020

**NOTES:**

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.
5. Feature may not be present.

# EXAMPLE BOARD LAYOUT


PHP0048C

PowerPAD™ TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4226381/A 11/2020

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

PHP0048C

PowerPAD™ TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE  
EXPOSED PAD  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	5.14 X 5.14
0.125	4.6 X 4.6 (SHOWN)
0.150	4.2 X 4.2
0.175	3.89 X 3.89

4226381/A 11/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated