Features





## Octal, 12-Bit, 40Msps, 1.8V ADC with Serial LVDS Outputs

### **General Description**

The MAX1436 octal, 12-bit analog-to-digital converter (ADC) features fully differential inputs, a pipelined architecture, and digital error correction incorporating a fully differential signal path. This ADC is optimized for low-power and high-dynamic performance in medical imaging instrumentation and digital communications applications. The MAX1436 operates from a 1.8V single supply and consumes only 743mW (93mW per channel) while delivering a 69.9dB (typ) signal-to-noise ratio (SNR) at a 5.3MHz input frequency. In addition to low operating power, the MAX1436 features a power-down mode for idle periods.

An internal 1.24V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure allows the use of an external reference for applications requiring increased accuracy or a different input voltage range. The reference architecture is optimized for low noise.

A single-ended clock controls the data-conversion process. An internal duty-cycle equalizer compensates for wide variations in clock duty cycle. An on-chip PLL generates the high-speed serial low-voltage differential signal (LVDS) clock.

The MAX1436 has self-aligned serial LVDS outputs for data, clock, and frame-alignment signals. The output data is presented in two's complement or binary format.

The MAX1436 offers a maximum sample rate of 40Msps. See the Pin-Compatible Versions table below for higher-speed versions. This device is available in a small, 14mm x 14mm x 1mm, 100-pin TQFP package with exposed pad and is specified for the extended industrial (-40°C to +85°C) temperature range.

### **Applications**

Ultrasound and Medical Imaging Instrumentation Multichannel Communications

### **♦ Excellent Dynamic Performance** 69.9dB SNR at 5.3MHz

96dBc SFDR at 5.3MHz 95dB Channel Isolation

- **♦ Ultra-Low Power** 93mW per Channel (Normal Operation)
- **♦ Serial LVDS Outputs**
- ♦ Pin-Selectable LVDS/SLVS (Scalable Low-Voltage Signal) Mode
- ♦ LVDS Outputs Support Up to 30 Inches FR-4 **Backplane Connections**
- ◆ Test Mode for Digital Signal Integrity
- **♦ Fully Differential Analog Inputs**
- **♦** Wide Differential Input Voltage Range (1.4V<sub>P-P</sub>)
- ♦ On-Chip 1.24V Precision Bandgap Reference
- **♦ Clock Duty-Cycle Equalizer**
- ♦ Compact, 100-Pin TQFP Package with Exposed Pad
- **♦** Evaluation Kit Available (Order MAX1436EVKIT)

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1436ECQ+D	-40°C to +85°C	100 TQFP-EP* (14mm x 14mm x 1mm)

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

D = Drv pack.

### **Pin-Compatible Versions**

PART	SAMPLING RATE (Msps)	RESOLUTION (BITS)
MAX1434	50	10
MAX1436	40	12
MAX1437	50	12
MAX1438	65	12

Pin Configuration appears at the end of data sheet.

<sup>\*</sup>EP = Exposed pad.

### **ABSOLUTE MAXIMUM RATINGS**

(Voltages referenced to GND)		Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
AVDD	0.3V to +2.0V	TQFP (derate 47.6mW/°C above +70°C)	3809.5mW
CVDD	0.3V to +3.6V	Operating Temperature Range	40°C to +85°C
OVDD	0.3V to +2.0V	Maximum Junction Temperature	+150°C
IN_P, IN_N	0.3V to (V <sub>A</sub> V <sub>DD</sub> + 0.3V)	Storage Temperature Range	65°C to +150°C
CLK		Lead Temperature (soldering, 10s)	+300°C
OUT_P, OUT_N, FRAME_, CLKOUT		Soldering Temperature (reflow)	+260°C
DT, SLVS/LVDS, LVDSTEST, PLL_,	T/B,		
REFIO, REFADJ, CMOUT	0.3V to (V <sub>AVDD</sub> + 0.3V)		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

**TQFP** 

Junction-to-Ambient Thermal Resistance (θJA) .......21°C/W Junction-to-Case Thermal Resistance (θJC) ......2°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 3.8V, V_{CVDD} = 3.3V, V_{GND} = 0V,$  external  $V_{REFIO} = 1.24V, C_{REFIO} = 0.1\mu F, C_{REFP} = 10\mu F, C_{REFN} = 10\mu F,$  f<sub>CLK</sub> = 40MHz (50% duty cycle),  $V_{DT} = 0V$ ,  $V_{CVDD} = 0.33V$ ,  $V_$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 4)	•					•
Resolution	N		12			Bits
Integral Nonlinearity	INL			±0.4	±3	LSB
Differential Nonlinearity	DNL	No missing codes over temperature		±0.25	±1	LSB
Offset Error					±0.5	%FS
Gain Error					±2.4	%FS
ANALOG INPUTS (IN_P, IN_N)						
Input Differential Range	V <sub>ID</sub>	Differential input		1.4		V <sub>P-P</sub>
Common-Mode Voltage Range	VCMO			0.76		V
Common-Mode Voltage Range Tolerance		(Note 5)		±50		mV
Differential Input Impedance	R <sub>IN</sub>	Switched capacitor load		2		kΩ
Differential Input Capacitance	CIN			12.5		рF
CONVERSION RATE						
Maximum Conversion Rate	fSMAX		40			MHz
Minimum Conversion Rate	fsmin			4.0		MHz
Data Latency				6.5		Cycles

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V, external\ V_{REFIO} = 1.24V, C_{REFIO} = 0.1\mu\text{F}, C_{REFP} = 10\mu\text{F}, C_{REFN} = 10\mu\text{F}, f_{CLK} = 40\text{MHz} (50\% \text{ duty cycle}), V_{DT} = 0V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.}) \text{ (Notes 2, 3)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTICS (d	lifferential i	nputs, 4096-point FFT) (Note 4)	•			•
Cinnel to Naine Datie	CNID	f <sub>IN</sub> = 5.3MHz at -0.5dBFS		69.9		-ID
Signal-to-Noise Ratio	SNR	f <sub>IN</sub> = 19.3MHz at -0.5dBFS	66.5	69.6		dB
Signal-to-Noise and Distortion	SINAD	f <sub>IN</sub> = 5.3MHz at -0.5dBFS		69.9		٩D
(First 4 Harmonics)	SINAD	f <sub>IN</sub> = 19.3MHz at -0.5dBFS	66.5	69.6		dB
Effective Number of Dis-	ENIOD	f <sub>IN</sub> = 5.3MHz at -0.5dBFS		11.3		-ID
Effective Number of Bits	ENOB	f <sub>IN</sub> = 19.3MHz at -0.5dBFS		11.3		dB
Courieus Fran Dumansia Danga	CEDD	f <sub>IN</sub> = 5.3MHz at -0.5dBFS		96		alD a
Spurious-Free Dynamic Range	SFDR	f <sub>IN</sub> = 19.3MHz at -0.5dBFS	79	90		dBc
Tatal Hamanaia Diatantian	TUD	f <sub>IN</sub> = 5.3MHz at -0.5dBFS		-96		-ID -
Total Harmonic Distortion	THD	f <sub>IN</sub> = 19.3MHz at -0.5dBFS		-92	-79	dBc
Intermodulation Distortion	IMD	$f_1 = 5.3$ MHz at -6.5dBFS $f_2 = 6.3$ MHz at -6.5dBFS		89.8		dBc
Third-Order Intermodulation	IM3	$f_1 = 5.3$ MHz at -6.5dBFS $f_2 = 6.3$ MHz at -6.5dBFS		96.6		dBc
Aperture Jitter	taj	Figure 11		< 0.4		psRMS
Aperture Delay	t <sub>AD</sub>	Figure 11		1		ns
Small-Signal Bandwidth	SSBW	Input at -20dBFS		100		MHz
Full-Power Bandwidth	LSBW	Input at -0.5dBFS		100		MHz
Output Noise		IN_P = IN_N		0.44		LSB <sub>RMS</sub>
Over-Range Recovery Time	tor	$R_S = 25\Omega$ , $C_S = 50pF$		1		Clock cycle
INTERNAL REFERENCE	l .		<b>'</b>			•
REFADJ Internal Reference-Mode Enable Voltage		(Note 6)			0.1	V
REFADJ Low-Leakage Current				1.5		mA
REFIO Output Voltage	V <sub>REFIO</sub>		1.18	1.24	1.30	V
Reference Temperature Coefficient	TC <sub>REFIO</sub>			120		ppm/°C
EXTERNAL REFERENCE			<u> </u>			
REFADJ External Reference- Mode Enable Voltage		(Note 6)	V <sub>AVDD</sub> - 0.1			V
REFADJ High-Leakage Current				200		μA
REFIO Input Voltage				1.24		V
REFIO Input Voltage Tolerance				±5		%
REFIO Input Current	IREFIO			< 1		μA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V, \text{ external } V_{REFIO} = 1.24V, C_{REFIO} = 0.1 \mu\text{F}, C_{REFP} = 10 \mu\text{F}, C_{REFN} = 10 \mu\text{F}, f_{CLK} = 40 \text{MHz} (50\% \text{ duty cycle}), V_{DT} = 0V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.}) \text{ (Notes 2, 3)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
COMMON-MODE OUTPUT (CMC	UT)		•			
CMOUT Output Voltage	VCMOUT			0.76		V
CLOCK INPUT (CLK)						
Input High Voltage	VCLKH		0.8 x V <sub>AVDD</sub>			V
Input Low Voltage	VCLKL				0.2 x V <sub>AVDD</sub>	٧
Clock Duty Cycle				50		%
Clock Duty-Cycle Tolerance				±30		%
Input Leakage Current	Dlivi	Input at GND			5	μΑ
input Leakage Current	DI <sub>IN</sub>	Input at AVDD			80	μΑ
Input Capacitance	DCIN			5		рF
DIGITAL INPUTS (PLL_, LVDST	ST, DT, SL\	/S, PD, T/B)				
Input Logic-High Voltage	VIH		0.8 x V <sub>AVDD</sub>			V
Input Logic-Low Voltage	VIL				0.2 x V <sub>AVDD</sub>	V
learnth a dearer Comment	DI	Input at GND			5	0
Input Leakage Current	DI <sub>IN</sub>	Input at AVDD			80	μΑ
Input Capacitance	DCIN			5		рF
LVDS OUTPUTS (OUT_P, OUT_I	N), SLVS/LV	DS = 0				
Differential Output Voltage	Vohdiff	$R_{TERM} = 100\Omega$	250		450	mV
Output Common-Mode Voltage	Vocm	$R_{TERM} = 100\Omega$	1.125		1.375	mV
Rise Time (20% to 80%)	t <sub>RL</sub>	$R_{TERM} = 100\Omega$ , $C_{LOAD} = 5pF$		350		ps
Fall Time (80% to 20%)	t <sub>FL</sub>	$R_{TERM} = 100\Omega$ , $C_{LOAD} = 5pF$		350		ps
SLVS OUTPUTS (OUT_P, OUT_I	N, CLKOUTP	P, CLKOUTN, FRAMEP, FRAMEN), SLVS/	VDS = 1, D	Γ=1		
Differential Output Voltage	Vohdiff	$R_{TERM} = 100\Omega$		205		mV
Output Common-Mode Voltage	Vocm	$R_{TERM} = 100\Omega$		220		mV
Rise Time (20% to 80%)	t <sub>RS</sub>	$R_{TERM} = 100\Omega$ , $C_{LOAD} = 5pF$		320		ps
Fall Time (80% to 20%)	tFS	$R_{TERM} = 100\Omega$ , $C_{LOAD} = 5pF$		320		ps
POWER-DOWN						
PD Fall to Output Enable	tenable	(Note 7)		100	·	ms
PD Rise to Output Disable	tDISABLE			20		ns

. \_\_\_\_\_ NIXIM

### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V, external V_{REFIO} = 1.24V, C_{REFIO} = 0.1 \mu F, C_{REFP} = 10 \mu F, C_{REFN} = 10 \mu F, f_{CLK} = 40 MHz$  (50% duty cycle),  $V_{DT} = 0V$ ,  $V_{CLK} = 0.1 \mu F$ ,  $V_{CLK} = 0.$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER REQUIREMENTS	•						
AVDD Supply Voltage Range	V <sub>AVDD</sub>			1.7	1.8	1.9	V
OVDD Supply Voltage Range	Vovdd			1.7	1.8	1.9	V
CVDD Supply Voltage Range	VCVDD			1.7	1.8	3.6	V
			PD = 0		337	380	- mA
AVDD Supply Current	lavdd	$f_{IN} = 19.3MHz$	PD = 0, DT = 1		337		IIIA
AVDD Supply Guiterit	IAVDD	at -0.5dBFS	PD = 1, power-down, no clock input		1.17		mA
			PD = 0		76	100	m /
OVDD Supply Current	lov (DD	$f_{IN} = 19.3MHz$	PD = 0, DT = 1		99		mA
Supply Current	lovdd	at -0.5dBFS	PD = 1, power-down, no clock input		1.1		mA
CVDD Supply Current	ICVDD	CVDD is used only to bias ESD-protection diodes on CLK input, Figure 2			0		mA
Power Dissipation	PDISS	$f_{IN} = 19.3MHz$	at -0.5dBFS		743	864	mW
TIMING CHARACTERISTICS (No	te 8)						
Data Valid to CLKOUT Rise/Fall	t <sub>OD</sub>	Figure 5 (Note	9)	(tsample/24 - 0.15	) (t <u>s</u>	SAMPLE/24) + 0.15	ns
CLKOUT Output-Width High	tCH	Figure 5 tsample/12		2	ns		
CLKOUT Output-Width Low	t <sub>CL</sub>	Figure 5		ts	AMPLE/12	2	ns
FRAME Rise to CLKOUT Rise	tCF	Figure 4 (Note 9)		(tsample/24 - 0.15	) (t <u>e</u>	SAMPLE/24) + 0.15	ns
Sample CLK Rise to FRAME Rise	tsf	Figure 4 (Note 9)		(tsample/2) + 1.1	(	tsample/2) + 2.6	ns
Crosstalk		(Note 4)			-95		dB
Gain Matching	C <sub>GM</sub>	$f_{IN} = 5.3MHz$ (N	Note 4)		±0.1		dB
Phase Matching	СРМ	$f_{IN} = 5.3MHz$ (N	Note 4)		±0.25		Degrees

- Note 2: Specifications at T<sub>A</sub> ≥ +25°C are guaranteed by production testing. Specifications at T<sub>A</sub> < +25°C are guaranteed by design and characterization and not subject to production testing.
- Note 3: All capacitances are between the indicated pin and GND, unless otherwise noted.
- Note 4: See definition in the Parameter Definition section at the end of this data sheet.
- Note 5: See the Common-Mode Output (CMOUT) section.
- **Note 6:** Connect REFADJ to GND directly to enable internal reference mode. Connect REFADJ to AVDD directly to disable the internal bandgap reference and enable external reference mode.
- Note 7: Measured using CREFP to GND = 1µF and CREFN to GND = 1µF. tenable time may be lowered by using smaller capacitor values.
- Note 8: Data valid to CLKOUT rise/fall timing is measured from 50% of data output level to 50% of clock output level.
- Note 9: Guaranteed by design and characterization. Not subject to production testing.


### **Typical Operating Characteristics**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 40$ MHz (50% duty cycle),  $V_{DT} = 0V$ ,  $C_{I,OAD} = 10$ pF,  $T_{A} = +25$ °C, unless otherwise noted.)



### Typical Operating Characteristics (continued)

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 40$ MHz (50% duty cycle),  $V_{DT} = 0V$ ,  $C_{I,OAD} = 10$ pF,  $T_A = +25$ °C, unless otherwise noted.)




f<sub>CLK</sub> (MHz)


f<sub>CLK</sub> (MHz)


DUTY CYCLE (%)


### Typical Operating Characteristics (continued)


 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 40$ MHz (50% duty cycle),  $V_{DT} = 0V$ ,  $C_{LOAD} = 10$ pF,  $T_{A} = +25$ °C, unless otherwise noted.)


















### Typical Operating Characteristics (continued)


 $(V_{AVDD}=1.8V,\,V_{OVDD}=1.8V,\,V_{CVDD}=3.3V,\,V_{GND}=0V,\,\text{internal reference, differential input at -0.5dBFS,}\,\,f_{IN}=5.3MHz,\,f_{CLK}=40MHz\,(50\%\,\,\text{duty cycle}),\,V_{DT}=0V,\,C_{LOAD}=10pF,\,T_{A}=+25^{\circ}C,\,\text{unless otherwise noted.})$ 















### Typical Operating Characteristics (continued)

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0V$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 40$ MHz (50% duty cycle),  $V_{DT} = 0$ V,  $C_{LOAD} = 10$ pF,  $T_{A} = +25$ °C, unless otherwise noted.)



### Pin Description


PIN	NAME	FUNCTION
1, 4, 7, 10, 16, 19, 22, 25, 26, 27, 30, 36, 89, 92, 96, 99, 100	GND	Ground. Connect all GND pins to the same potential.
2	IN1P	Channel 1 Positive Analog Input
3	IN1N	Channel 1 Negative Analog Input
5	IN2P	Channel 2 Positive Analog Input
6	IN2N	Channel 2 Negative Analog Input
8	IN3P	Channel 3 Positive Analog Input
9	IN3N	Channel 3 Negative Analog Input
11, 12, 13, 15, 37–42, 86, 87, 88	AVDD	Analog Power Input. Connect AVDD to a +1.7V to +1.9V power supply. Bypass AVDD to GND with a $0.1\mu\text{F}$ capacitor as close as possible to the device. Bypass the AVDD power plane to the GND plane with a bulk $\geq 2.2\mu\text{F}$ capacitor. Connect all AVDD pins to the same potential.
14, 31, 50, 51, 70, 75, 76	N.C.	No Connection. Not internally connected.
17	IN4P	Channel 4 Positive Analog Input
18	IN4N	Channel 4 Negative Analog Input
20	IN5P	Channel 5 Positive Analog Input
21	IN5N	Channel 5 Negative Analog Input
23	IN6P	Channel 6 Positive Analog Input
24	IN6N	Channel 6 Negative Analog Input
28	IN7P	Channel 7 Positive Analog Input
29	IN7N	Channel 7 Negative Analog Input
32	DT	Double-Termination Select. Drive DT high to select the internal $100\Omega$ termination between the differential output pairs. Drive DT low to select no output termination.
33	SLVS/LVDS	Differential Output-Signal Format-Select Input. Drive SLVS/LVDS high to select SLVS outputs.  Drive SLVS/LVDS low to select LVDS outputs.
34	CVDD	Clock Power Input. Connect CVDD to a +1.7V to +3.6V power supply. Bypass CVDD to GND with a 0.1µF capacitor in parallel with a ≥ 2.2µF capacitor. Install the bypass capacitors as close as possible to the device.
35	CLK	Single-Ended CMOS Clock Input
43, 46, 49, 54, 57, 60, 63, 64, 67, 71, 74, 77	OVDD	Output-Driver Power Input. Connect OVDD to a +1.7V to +1.9V power supply. Bypass OVDD to GND with a $0.1\mu$ F capacitor as close as possible to the device. Bypass the OVDD power plane to the GND plane with a bulk $\geq 2.2\mu$ F capacitor. Connect all OVDD pins to the same potential.
44	OUT7N	Channel 7 Negative LVDS/SLVS Output
45	OUT7P	Channel 7 Positive LVDS/SLVS Output
47	OUT6N	Channel 6 Negative LVDS/SLVS Output
48	OUT6P	Channel 6 Positive LVDS/SLVS Output
52	OUT5N	Channel 5 Negative LVDS/SLVS Output
53	OUT5P	Channel 5 Positive LVDS/SLVS Output
55	OUT4N	Channel 4 Negative LVDS/SLVS Output
56	OUT4P	Channel 4 Positive LVDS/SLVS Output

### \_\_\_\_\_Pin Description (continued)

PIN	NAME	FUNCTION
58	FRAMEN	Negative Frame-Alignment LVDS/SLVS Output. A rising edge on the differential FRAME output aligns to a valid D0 in the output data stream.
59	FRAMEP	Positive Frame-Alignment LVDS/SLVS Output. A rising edge on the differential FRAME output aligns to a valid D0 in the output data stream.
61	CLKOUTN	Negative LVDS/SLVS Serial Clock Output
62	CLKOUTP	Positive LVDS/SLVS Serial Clock Output
65	OUT3N	Channel 3 Negative LVDS/SLVS Output
66	OUT3P	Channel 3 Positive LVDS/SLVS Output
68	OUT2N	Channel 2 Negative LVDS/SLVS Output
69	OUT2P	Channel 2 Positive LVDS/SLVS Output
72	OUT1N	Channel 1 Negative LVDS/SLVS Output
73	OUT1P	Channel 1 Positive LVDS/SLVS Output
78	OUTON	Channel 0 Negative LVDS/SLVS Output
79	OUT0P	Channel 0 Positive LVDS/SLVS Output
80	LVDSTEST	LVDS Test Pattern Enable. Drive LVDSTEST high to enable the output test pattern (0000 1011 1101 MSB → LSB). As with the analog conversion results, the test pattern data is output LSB first. Drive LVDSTEST low for normal operation.
81	PD	Power-Down Input. Drive PD high to power down all channels and reference. Drive PD low for normal operation.
82	PLL3	PLL Control Input 3. See Table 1 for details.
83	PLL2	PLL Control Input 2. See Table 1 for details.
84	PLL1	PLL Control Input 1. See Table 1 for details.
85	T/B	Output Format-Select Input. Drive $\overline{T}/B$ high to select binary output format. Drive $\overline{T}/B$ low to select two's-complement output format.
90	REFN	Negative Reference Bypass Output. Connect $a \ge 1\mu F$ (10 $\mu F$ typ) capacitor between REFP and REFN, and connect $a \ge 1\mu F$ (10 $\mu F$ typ) capacitor between REFN and GND. <b>Place the capacitors as close as possible to the device on the same side of the PCB.</b>
91	REFP	Positive Reference Bypass Output. Connect $a \ge 1\mu F$ (10 $\mu F$ typ) capacitor between REFP and REFN, and connect $a \ge 1\mu F$ (10 $\mu F$ typ) capacitor between REFP and GND. <b>Place the capacitors as close as possible to the device on the same side of the PCB.</b>
93	REFIO	Reference Input/Output. For internal reference operation (REFADJ = GND), the reference output voltage is 1.24V. For external reference operation (REFADJ = AVDD), apply a stable reference voltage at REFIO. Bypass to GND with ≥ 0.1µF.
94	REFADJ	Internal/External Reference-Mode-Select and Reference Adjust Input. For internal reference mode, connect REFADJ directly to GND. For external reference mode, connect REFADJ directly to AVDD. For reference-adjust mode, see the <i>Full-Scale Range Adjustments Using the Internal Reference</i> section.
95	CMOUT	Common-Mode Reference Voltage Output. CMOUT outputs the input common-mode voltage for DC-coupled applications. Bypass CMOUT to GND with ≥ 0.1µF capacitor.
97	IN0P	Channel 0 Positive Analog Input
98	INON	Channel 0 Negative Analog Input
_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to GND.

\_\_\_ /VI/IXI/VI

### **Functional Diagram**



### **Detailed Description**

The MAX1436 ADC features fully differential inputs, a pipelined architecture, and digital error correction for high-speed signal conversion. The ADC pipeline architecture moves the samples taken at the inputs through the pipeline stages every half clock cycle. The converted digital results are serialized and sent through the LVDS/SLVS output drivers. The total clock-cycle latency from input to output is 6.5 clock cycles.

The MAX1436 offers eight separate fully differential channels with synchronized inputs and outputs. Configure the outputs for binary or two's complement with the T/B digital input. Global power-down minimizes power consumption.

#### **Input Circuit**

Figure 1 displays a simplified diagram of the input T/H circuits. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuits sample the input signals onto the two capacitors (C2a and C2b) through switches S4a and S4b. S2a and S2b set the common mode for the operational transconductance amplifier (OTA), and open simultaneously with S1, sampling the input waveform. Switches S4a, S4b, S5a, and S5b are then opened before switches S3a and S3b connect capacitors C1a and C1b to the output of the amplifier and switch S4c is closed. The resulting differential voltages are held on capacitors C2a and C2b. The amplifiers charge capacitors C1a and C1b to the same values originally held on C2a and C2b. These values are




Figure 1. Internal Input Circuit

then presented to the first-stage quantizers and isolate the pipelines from the fast-changing inputs. Analog inputs, IN\_P to IN\_N, are driven differentially. For differential inputs, balance the input impedance of IN\_P and IN\_N for optimum performance.

## Reference Configurations (REFIO, REFADJ, REFP, and REFN)

The MAX1436 provides an internal 1.24V bandgap reference or can be driven with an external reference voltage. The full-scale analog differential input range is  $\pm$ FSR. FSR (full-scale range) is given by the following equation:

$$FSR = \frac{(0.700 \times V_{REFIO})}{1.24V}$$

where  $V_{REFIO}$  is the voltage at REFIO, generated internally or externally. For a  $V_{REFIO} = 1.24V$ , the full-scale input range is  $\pm 700$ mV (1.4 $V_{P-P}$ ).

#### Internal Reference Mode

Connect REFADJ to GND to use the internal bandgap reference directly. The internal bandgap reference generates VREFIO to be 1.24V with a 120ppm/°C temperature coefficient in internal reference mode. Connect an external  $\geq 0.1 \mu F$  bypass capacitor from REFIO to GND for stability. REFIO sources up to 200 $\mu A$  and sinks up to 200 $\mu A$  for external circuits, and REFIO has a 75mV/mA load regulation. REFIO has > 1M $\Omega$  to GND when the MAX1436 is in power-down mode. The internal reference circuit requires 100ms (CREFP to GND = CREFN to GND = 1 $\mu F$ ) to power up and settle when power is applied to the MAX1436 or when PD transitions from high to low.

To compensate for gain errors or to decrease or increase the ADC's FSR, add an external resistor between REFADJ and GND or REFADJ and REFIO. This adjusts the internal reference value of the MAX1436 by up to ±5% of its nominal value. See the Full-Scale Range Adjustments Using the Internal Reference section.

Connect  $\geq 1\mu F$  (10 $\mu F$  typ) capacitors to GND from REFP and REFN and a  $\geq 1\mu F$  (10 $\mu F$  typ) capacitor between REFP and REFN as close to the device as possible on the same side of the PC board.

#### External Reference Mode

The external reference mode allows for more control over the MAX1436 reference voltage and allows multiple converters to use a common reference. Connect REFADJ to AVDD to disable the internal reference. Apply a stable 1.18V to 1.30V source at REFIO. Bypass REFIO to GND with a  $\geq$  0.1 $\mu$ F capacitor. The REFIO input impedance is  $>1M\Omega$ .

#### **Clock Input (CLK)**

The MAX1436 accepts a CMOS-compatible clock signal with a wide 20% to 80% input clock duty cycle. Drive CLK with an external single-ended clock signal. Figure 2 shows the simplified clock input diagram.

Low clock jitter is required for the specified SNR performance of the MAX1436. Analog input sampling occurs on the rising edge of CLK, requiring this edge to provide the lowest possible jitter. Jitter limits the maximum SNR performance of any ADC according to the following relationship:

$$SNR = 20 \times log \left( \frac{1}{2 \times \pi \times f_{|N} \times t_{J}} \right)$$

where  $f_{\mbox{\scriptsize IN}}$  represents the analog input frequency and  $t_{\mbox{\scriptsize J}}$  is the total system clock jitter.

### PLL Inputs (PLL1, PLL2, PLL3)

The MAX1436 features a PLL that generates an output clock signal with 6 times the frequency of the input clock. The output clock signal is used to clock data out of the MAX1436 (see the *System Timing Requirements* section). Set the PLL1, PLL2, and PLL3 bits according to the input clock range provided in Table 1.




Figure 2. Clock Input Circuitry

## Table 1. PLL1, PLL2, and PLL3 Configuration Table

PLL1	PLL2	PLL3		CK RANGE Hz)
			MIN	MAX
0	0	0	Unu	ised
0	0	1	32.5	40.0
0	1	0	22.5	32.5
0	1	1	16.3	22.5
1	0	0	11.3	16.3
1	0	1	8.1	11.3
1	1	0	5.6	8.1
1	1	1	4.0	5.6

#### **System Timing Requirements**

Figure 3 shows the relationship between the analog inputs, input clock, frame-alignment output, serial-clock output, and serial-data output. The differential analog input (IN\_P and IN\_N) is sampled on the rising edge of the CLK signal and the resulting data appears at the digital outputs 6.5 clock cycles later. Figure 4 provides a detailed, two-conversion timing diagram of the relationship between the inputs and the outputs.

### Clock Output (CLKOUTP, CLKOUTN)

The MAX1436 provides a differential clock output that consists of CLKOUTP and CLKOUTN. As shown in Figure 4, the serial output data is clocked out of the MAX1436 on both edges of the clock output. The frequency of the output clock is 6 times the frequency of CLK.

#### Frame-Alignment Output (FRAMEP, FRAMEN)

The MAX1436 provides a differential frame-alignment signal that consists of FRAMEP and FRAMEN. As shown in Figure 4, the rising edge of the frame-alignment signal corresponds to the first bit (D0) of the 12-bit serial data stream. The frequency of the frame-alignment signal is identical to the frequency of the input clock.

### Serial Output Data (OUT\_P, OUT\_N)

The MAX1436 provides its conversion results through individual differential outputs consisting of OUT\_P and OUT\_N. The results are valid 6.5 input clock cycles after the sample is taken. As shown in Figure 3, the output data is clocked out on both edges of the output clock, LSB (D0) first. Figure 5 provides the detailed serial-output timing diagram.




Figure 3. Global Timing Diagram




Figure 4. Detailed Two-Conversion Timing Diagram




Figure 5. Serialized-Output Detailed Timing Diagram

16 \_\_\_\_\_\_ /VI/XI/VI

Table 2. Output Code Table (VREFIO = 1.24V)

TWO'S-COMPLI	TWO'S-COMPLEMENT DIGITAL OUTPUT CODE $(\overline{T}/B = 0)$			OFFSET BINARY DIGITAL OUTPUT CODE $(\overline{T}/B = 1)$			
BINARY D11 → D0	HEXADECIMAL EQUIVALENT OF D11 → D0	DECIMAL EQUIVALENT OF D11 → D0	BINARY D11 → D0	HEXADECIMAL EQUIVALENT OF D11 → D0	DECIMAL EQUIVALENT OF D11 → D0	VIN_P - VIN_N (mV) (VREFIO = 1.24V)	
0111 1111 1111	0x7FF	+2047	1111 1111 1111	0xFFF	+4095	+699.66	
0111 1111 1110	0x7FE	+2046	1111 1111 1110	0xFFE	+4094	+699.32	
0000 0000 0001	0x001	+1	1000 0000 0001	0x801	+2049	+0.34	
0000 0000 0000	0x000	0	1000 0000 0000	0x800	+2048	0	
1111 1111 1111	0xFFF	-1	0111 1111 1111	0x7FF	+2047	-0.34	
1000 0000 0001	0x801	-2047	0000 0000 0001	0x001	+1	-699.66	
1000 0000 0000	0x800	-2048	0000 0000 0000	0x000	0	-700.00	




Figure 6. Two's-Complement Transfer Function  $(\overline{T}/B = 0)$ 

### Output Data Format (T/B) Transfer Functions

The MAX1436 output data format is either offset binary or two's complement, depending on the logic-input  $\overline{T}/B$ . With  $\overline{T}/B$  low, the output data format is two's complement. With  $\overline{T}/B$  high, the output data format is offset binary. The following equations, Table 2, and Figures 6 and 7 define the relationship between the digital output and the analog input. For two's complement  $(\overline{T}/B=0)$ :

$$V_{IN_P} - V_{IN_N} = FSR \times 2 \times \frac{CODE_{10}}{4096}$$




Figure 7. Binary Transfer Function ( $\overline{T}/B = 1$ )

and for offset binary ( $\overline{T}/B = 1$ ):

$$V_{IN_P} - V_{IN_N} = FSR \times 2 \times \frac{CODE_{10} - 2048}{4096}$$

where CODE<sub>10</sub> is the decimal equivalent of the digital output code as shown in Table 2.

Keep the capacitive load on the MAX1436 digital outputs as low as possible.

### LVDS and SLVS Signals (SLVS/LVDS)

Drive SLVS/LVDS low for LVDS or drive SLVS/LVDS high for SLVS levels at the MAX1436 outputs (OUT\_P, OUT\_N, CLKOUTP, CLKOUTN, FRAMEP, and FRAMEN). For SLVS levels, enable double-termination by driving DT high. See the *Electrical Characteristics* table for LVDS and SLVS output voltage levels.

### LVDS Test Pattern (LVDSTEST)

Drive LVDSTEST high to enable the output test pattern on all LVDS or SLVS output channels. The output test pattern is 0000 1011 1101. Drive LVDSTEST low for normal operation (test pattern disabled).

#### **Common-Mode Output (CMOUT)**

CMOUT provides a common-mode reference for DC-coupled analog inputs. If the input is DC-coupled, match the output common-mode voltage of the circuit driving the MAX1436 to the output voltage at VCMOUT to within ±50mV. It is recommended that the output common-mode voltage of the driving circuit be derived from CMOUT.

### **Double-Termination (DT)**

The MAX1436 offers an optional, internal  $100\Omega$  termination between the differential output pairs (OUT\_P and OUT\_N, CLKOUTP and CLKOUTN, FRAMEP and FRAMEN). In addition to the termination at the end of the line, a second termination directly at the outputs helps eliminate unwanted reflections down the line. This feature is useful in applications where trace lengths are long (>5in) or with mismatched impedance. Drive DT high to select double-termination, or drive DT low to disconnect the internal termination resistor (single-termination). Selecting double-termination increases the OVDD supply current (see Figure 8).

#### Power-Down Mode (PD)

The MAX1436 offers a power-down mode to efficiently use power by transitioning to a low-power state when conversions are not required.

PD controls the power-down mode of all channels and the internal reference circuitry. Drive PD high to enable power-down. In power-down mode, the output impedance of all of the LVDS/SLVS outputs is approximately 342  $\Omega$ , if DT is low. The output impedance of the differential LVDS/SLVS outputs is  $100\Omega$  when DT is high. See the Electrical Characteristics table for typical supply currents during power-down. The following list shows the state of the analog inputs and digital outputs in power-down mode:

- IN\_P, IN\_N analog inputs are disconnected from the internal input amplifier
- REFIO has > 1MΩ to GND




Figure 8. Double-Termination

 OUT\_P, OUT\_N, CLKOUTP, CLKOUTN, FRAMEP, and FRAMEN have approximately 342Ω between the output pairs when DT is low. When DT is high, the differential output pairs have 100Ω between each pair.

When operating from the internal reference, the wake-up time from power-down is typically 100ms (CREFP to GND = CREFN to GND =  $1\mu$ F). When using an external reference, the wake-up time is dependent on the external reference drivers.

### \_Applications Information

### Full-Scale Range Adjustments Using the Internal Reference

The MAX1436 supports a full-scale adjustment range of 10% (±5%). To decrease the full-scale range, add a  $25 k\Omega$  to  $250 k\Omega$  external resistor or potentiometer (Radul) between REFADJ and GND. To increase the full-scale range, add a  $25 k\Omega$  to  $250 k\Omega$  resistor between REFADJ and REFIO. Figure 9 shows the two possible configurations.

The following equations provide the relationship between RADJ and the change in the analog full-scale range:

$$FSR = 0.7V \left( 1 + \frac{1.25k\Omega}{R_{AD.I}} \right)$$

for RADJ connected between REFADJ and REFIO, and:

NIXIN




Figure 9. Circuit Suggestions to Adjust the ADC's Full-Scale Range

$$FSR = 0.7V \left( 1 - \frac{1.25k\Omega}{R_{AD,L}} \right)$$

for RADJ connected between REFADJ and GND.

### **Using Transformer Coupling**

An RF transformer (Figure 10) provides an excellent solution to convert a single-ended input source signal to a fully differential signal. The MAX1436 input common-mode voltage is internally biased to 0.76V (typ) with  $f_{CLK} = 40 MHz$ . Although a 1:1 transformer is shown, a step-up transformer can be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, can also improve the overall distortion.

#### Grounding, Bypassing, and Board Layout

The MAX1436 requires high-speed board layout design techniques. Refer to the MAX1434/MAX1436/MAX1437/MAX1438 EV kit data sheet for a board layout reference. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass AVDD to GND with a  $0.1\mu F$  ceramic capacitor. Bypass OVDD to GND with a  $0.1\mu F$  ceramic capacitor in parallel with a  $0.1\mu F$  ceramic capacitor. Bypass




Figure 10. Transformer-Coupled Input Drive

CVDD to GND with a  $0.1\mu F$  ceramic capacitor in parallel with a  $\geq 2.2\mu F$  ceramic capacitor.

Multilayer boards with ample ground and power planes produce the highest level of signal integrity. Connect MAX1436 ground pins and the exposed pad to the same ground plane. The MAX1436 relies on the exposed-backside-pad connection for a low-inductance ground connection. Isolate the ground plane from any noisy digital system ground planes.

Route high-speed digital signal traces away from the sensitive analog traces. Keep all signal lines short and free of 90° turns.

Ensure that the differential analog input network layout is symmetric and that all parasitics are balanced equally. Refer to the MAX1434/MAX1436/MAX1437/MAX1438 EV kit data sheet for an example of symmetric input layout.

### **Parameter Definitions**

#### Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. For the MAX1436, this straight line is between the end points of the transfer function, once offset and gain errors have been nullified. INL deviations are measured at every step and the worst-case deviation is reported in the *Electrical Characteristics* table.

### **Differential Nonlinearity (DNL)**

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX1436, DNL deviations are measured at every step and the worst-case deviation is reported in the *Electrical Characteristics* table.

#### **Offset Error**

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. For the MAX1436, the ideal midscale digital output transition occurs when there is -1/2 LSBs across the analog inputs (Figures 6 and 7). Bipolar offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.

#### **Gain Error**

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. For the MAX1436 the gain error is the difference of the measured full-scale and zero-scale transition points minus the difference of the ideal full-scale and zero-scale transition points.

For the bipolar devices (MAX1436), the full-scale transition point is from 0x7FE to 0x7FF for two's-complement output format (0xFFE to 0xFFF for offset binary) and the zero-scale transition point is from 0x800 to 0x801 for two's complement (0x000 to 0x001 for offset binary).

#### Crosstalk

Crosstalk indicates how well each analog input is isolated from the others. For the MAX1436, a 5.3MHz, -0.5dBFS analog signal is applied to one channel while a 19.3MHz, -0.5dBFS analog signal is applied to another channel. An FFT is taken on the channel with the 5.3MHz analog signal. From this FFT, the crosstalk is measured as the difference in the 5.3MHz and 19.3MHz amplitudes.

### **Aperture Delay**

Aperture delay (t<sub>AD</sub>) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken. See Figure 11.

#### **Aperture Jitter**

Aperture jitter (t $_{AJ}$ ) is the sample-to-sample variation in the aperture delay. See Figure 11.

### Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR_{dB[max]} = 6.02_{dB} \times N \times 1.76_{dB}$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc.




Figure 11. Aperture Jitter/Delay Specifications

For the MAX1436, SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first six harmonics (HD2–HD7), and the DC offset.

### **Signal-to-Noise Plus Distortion (SINAD)**

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency, excluding the fundamental and the DC offset.

### **Effective Number of Bits (ENOB)**

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$ENOB = \left(\frac{SINAD - 1.76}{6.02}\right)$$

### **Total Harmonic Distortion (THD)**

THD is the ratio of the RMS sum of the first six harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 
$$20 \times log \left( \frac{\sqrt{{V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2 + {V_6}^2 + {V_7}^2}}{{V_1}} \right)$$

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious

\_\_ /N/XI/N

component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).

#### **Intermodulation Distortion (IMD)**

IMD is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones  $f_1$  and  $f_2$ . The individual input tone levels are at -6.5dBFS. The intermodulation products are as follows:

- 2nd-order intermodulation products (IM2): f<sub>1</sub> + f<sub>2</sub>, f<sub>2</sub> - f<sub>1</sub>
- 3rd-order intermodulation products (IM3): 2 x f<sub>1</sub> f<sub>2</sub>, 2 x f<sub>2</sub> - f<sub>1</sub>, 2 x f<sub>1</sub> + f<sub>2</sub>, 2 x f<sub>2</sub> + f<sub>1</sub>
- 4th-order intermodulation products (IM4): 3 x f<sub>1</sub> f<sub>2</sub>, 3 x f<sub>2</sub> - f<sub>1</sub>, 3 x f<sub>1</sub> + f<sub>2</sub>, 3 x f<sub>2</sub> + f<sub>1</sub>
- 5th-order intermodulation products (IM5): 3 x f<sub>1</sub> 2 x f<sub>2</sub>, 3 x f<sub>2</sub> 2 x f<sub>1</sub>, 3 x f<sub>1</sub> + 2 x f<sub>2</sub>, 3 x f<sub>2</sub> + 2 x f<sub>1</sub>

#### Third-Order Intermodulation (IM3)

IM3 is the total power of the 3rd-order intermodulation product to the Nyquist frequency relative to the total input power of the two input tones  $f_1$  and  $f_2$ . The individual input tone levels are at -6.5dBFS. The 3rd-order intermodulation products are  $2 \times f_1 - f_2$ ,  $2 \times f_2 - f_1$ ,  $2 \times f_1 + f_2$ ,  $2 \times f_2 + f_1$ .

### **Small-Signal Bandwidth**

A small -20.5dBFS analog input signal is applied to an ADC so that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

#### **Full-Power Bandwidth**


A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as full-power input bandwidth frequency.

### **Gain Matching**

Gain matching is a figure of merit that indicates how well the gain of all eight ADC channels is matched to each other. For the MAX1436, gain matching is measured by applying the same 5.3MHz, -0.5dBFS analog signal to all analog input channels. These analog inputs are sampled at 40Msps and the maximum deviation in amplitude is reported in dB as gain matching in the *Electrical Characteristics* table.

### **Phase Matching**

Phase matching is a figure of merit that indicates how well the phases of all eight ADC channels are matched to each other. For the MAX1436, phase matching is measured by applying the same 5.3MHz, -0.5dBFS analog signal to all analog input channels. These analog inputs are sampled at 40Msps and the maximum deviation in phase is reported in degrees as phase matching in the *Electrical Characteristics* table.



**Chip Information** 

PROCESS: BiCMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
100 TQFP-EP	C100E+2	21-0116	90-0153

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/05	Initial release	_
1	2/11	Updated Ordering Information, added new Package Thermal Characteristics section, and fixed errors in Electrical Characteristics table	1–5

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.