

HD-LINX® II Multi-Rate Dual Slew-Rate Cable Driver

Features

GS1528A

- SMPTE 292M, SMPTE 344M and SMPTE 259M compliant
- Dual coaxial cable driving outputs with selectable slew rate
- 50Ω differential PECL input
- Pb-free and RoHS compliant
- Pin compatible with GS9068A HD-LINX II SD SDI cable driver
- Seamless interface to other HD-LINX II family products
- Single 3.3V power supply operation
- Operating temperature range: 0°C to 70°C

GS9068A

- SMPTE 259M and SMPTE 344M compliant
- Dual coaxial cable driving outputs
- 50W differential PECL input
- Pb-free and RoHS compliant
- Pin compatible with GS1528A HD-LINX II multi-rate SDI dual slew-rate cable driver
- Seamless interface to other HD-LINX II family products
- Single 3.3V power supply operation
- Operating temperature range: 0°C to 70°C

SDI HD SDI SDI

Figure A: GS1528A (left) and GS9068A (right) Functional Block Diagrams

Applications

GS1528A

• SMPTE 292M, SMPTE 344M and SMPTE 259M Coaxial Cable Serial Digital Interfaces

GS9068A

• SMPTE 259M and SMPTE 344M Coaxial Cable Serial Digital Interfaces


Description

The GS1528A/9068A is a second generation, high speed BiCMOS integrated circuit designed to drive one or two 75W coaxial cables.

The GS1528A may drive data rates up to 1.485Gb/s and provides two selectable slew rates in order to achieve compliance to SMPTE 259M, SMPTE 344M and SMPTE 292M.

The GS9068A may drive data rates up to 540Mb/s and will achieve compliance to SMPTE 259M and SMPTE 344M.

The GS1528A/9068A accepts a LVPECL level differential input that may be AC coupled. External biasing resistors at the inputs are not required. Power consumption is typically 168mW using a 3.3V power supply. The GS1528A/9068A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant. This component and all homogeneous sub components are RoHS compliant.



Revision History

Version	ECR	PCN	Date	Changes and/or Modifications
7	158377	-	July 2012	Correction in GS9068A Pin Assignment
6	154747	_	August 2010	Correction to Package Dimensions and Ordering Information.
5	153754	_	November 2009	Updated to latest Gennum template.
4	139112	38124	January 2006	Corrected Input Differential Swing to 2200mV.
3	137886	_	September 2005	Corrected process to BiCMOS.
2	137403	-	July 2005	Updated to current document template to remove "Proprietary and Confidential" footer. Re-ordered solder reflow profiles to show preference for Pb-free profile. Clarified naming of standard Pb solder reflow profile. Added packaging data section. Updated document to reflect the RoHS compliance of both the GS1528A and GS9068A.
1	133654	_	June 2004	Modified Table 2-3. Added reflow profiles. Upgraded from a preliminary data sheet to a data sheet.
0	132954	-	February 2004	New document.



Contents

Features1
Applications1
Description1
Revision History2
1. Pin Out
1.1 GS1528A Pin Assignment4
1.2 GS9068A Pin Assignment4
1.3 GS1528A/GS9068A Pin Descriptions4
2. Electrical Characteristics
2.1 Absolute Maximum Ratings5
2.2 DC Electrical Characteristics5
2.3 AC Electrical Characteristics6
3. Solder Reflow Profile
5. Solder Kellow Frome
4. Input / Output Circuits
4. Input / Output Circuits9
4. Input / Output Circuits
 4. Input / Output Circuits
 4. Input / Output Circuits
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12 5.4 Output Amplitude Adjustment 12
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12 5.4 Output Amplitude Adjustment 12 6. Application Information 14
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12 5.4 Output Amplitude Adjustment 12 6. Application Information 14 6.1 PCB Layout 14
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12 5.4 Output Amplitude Adjustment 12 6. Application Information 14 6.1 PCB Layout 14 6.2 Typical Application Circuits 14
4. Input / Output Circuits 9 5. Detailed Description 10 5.1 Input Interfacing 10 5.2 Output Interfacing 10 5.3 Output Return Loss Measurement 12 5.4 Output Amplitude Adjustment 12 6. Application Information 14 6.1 PCB Layout 14 7. Package & Ordering Information 16



1. Pin Out

1.1 GS1528A Pin Assignment




Figure 1-1: 8 Pin SOIC

1.2 GS9068A Pin Assignment




Figure 1-2: 8 Pin SOIC

1.3 GS1528A/GS9068A Pin Descriptions

Table 1-1: Pin Descriptions

Pin Number	Name	Timing	Туре	Description
1,2	sdi, <mark>sdi</mark>	Analog	Input	Serial digital differential input.
3	V _{EE}	_	Power	Most negative power supply connection. Connect to GND.
4	R _{SET}	Analog	Input	External output amplitude control resistor.
5	V _{cc}	-	Power	Most positive power supply connection. Connect to +3.3V.
6	SD/HD	Non Synchronous	Input	GS1528A: Output slew rate control. When set HIGH, the output will meet SMPTE 259M rise/fall time specifications. When set LOW, the serial outputs will meet SMPTE 292M rise/fall time specifications.
	NC	_	_	GS9068A: No connect. Not connected internally.
7, 8	<u>SDO</u> , SDO	Analog	Output	Serial digital differential output.



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1 lists the absolute maximum ratings for the GS1528A/GS9068A. Conditions exceeding the limits listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2-1: Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5V to 3.6 V _{DC}
Input ESD Voltage	2kV
Storage Temperature Range	-50°C < T _s < 125°C
Input Voltage Range (any input)	-0.3 to (V _{CC} +0.3)V
Operating Temperature Range	0°C to 70°C
Solder Reflow Temperature	260°C
Power Dissipation	300mW

2.2 DC Electrical Characteristics

Table 2-2 shows the DC electrical characteristics of the GS1528A and the GS9068A where conditions are V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise specified.

Table 2-2: DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Мах	Units	Notes	Test Levels
Supply Voltage	V _{CC}	_	3.135	3.3	3.465	V	±5%	3
Power Consumption	PD	T _A = 25°C	_	168	-	mW	-	5
Supply Current	I _s	T _A = 25°C	_	51	64	mA	-	1
Output Voltage	V _{CMOUT}	Common mode	_	V _{CC} - V _{OUT}	-	V	-	6
Input Voltage	V _{CMIN}	Common mode	1.6 + ∆V _{SDI} /2	-	V _{CC} - ∆V _{SDI} /2	V	-	6



Parameter	Symbol	Conditions	Min	Тур	Мах	Units	Notes	Test Levels
SD/HD Input	V _{IH}	-	2.4	_	-	V	1	7
	V _{IL}	_	_	_	0.8	V	1	7

Table 2-2: DC Electrical Characteristics (Continued)

TEST LEVELS

NOTES:

1. This parameter applies only to the GS1528A.

1. Production test at room temperature and nominal supply voltage with guard bands for supply and temperature ranges.

- 2. Production test at room temperature and nominal supply voltage with
- guard bands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage.
- 4. QA sample test.
- 5. Calculated result based on Level 1, 2, or 3.
- Not tested. Guaranteed by design simulations.
- 7. Not tested. Based on characterization of nominal parts.
- 8. Not tested. Based on existing design/characterization data of similar
- product.
- 9. Indirect test.

2.3 AC Electrical Characteristics

Table 2-3 shows the AC electrical characteristics of the GS1528A and the GS9068A where conditions are V_{DD} = 3.3V, T_A = 0°C to 70°C, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Мах	Units	Notes	Test Levels
Serial input data rate	DR _{SDO}	GS1528A	-	-	1.485	Gb/s	1	1
Tate -	DR _{SDO}	GS9068A	_	_	540	Mb/s	_	1
Additive jitter	-	1.485Gb/s	-	22	-	ps _{p-p}	2	1
-	-	270Mb/s	-	16	-	ps _{p-p}	_	4
-	-	G\$9068A	-	16	-	ps _{p-p}	_	1
Rise/Fall time	t _r , t _f	SD/HD=0	-	_	220	ps	2, 3	1
-	t _r , t _f	SD/HD=1	400	_	800	ps	2, 3	1
-	t _r , t _f	GS9068A	400	_	800	ps	3	1
Mismatch in rise/fall time	$\bigtriangleup t_{\textbf{p}} \bigtriangleup t_{f}$	_	_	_	30	ps	_	1
Duty cycle distortion	-	SD/HD=0	-	_	30	ps	2	1
-	-	SD/HD=1	-	_	100	ps	2	7
_	_	G\$9068A	_	_	100	ps	_	1

Table 2-3: AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes	Test Levels
Overshoot	_	SD/HD=0	-	_	10	%	2	7
	-	SD/HD=1	-	-	8	%	2	1
	-	GS9068A	-	-	8	%	_	1
Output Return Loss	ORL	_	15	-	-	dB	_	7
Output Voltage Swing	V _{OUT}	Single Ended into 75Ω external load R _{SET} = 750Ω	750	800	850	mV _{p-p}	-	1
Input Voltage Swing	$ riangle V_{SDI}$	Differential	300	-	2000	mV _{p-p}	_	7
				NOTEC				

Table 2-3: AC Electrical Characteristics (Continued)

TEST LEVELS

1. Production test at room temperature and nominal supply voltage with guard bands for supply and temperature ranges.

2. Production test at room temperature and nominal supply voltage with guard bands for supply and temperature ranges using correlated test. 3. Production test at room temperature and nominal supply voltage.

4. QA sample test.

5. Calculated result based on Level 1, 2, or 3.

6. Not tested. Guaranteed by design simulations.

7. Not tested. Based on characterization of nominal parts.

8. Not tested. Based on existing design/characterization data of similar product.

9. Indirect test.

NOTES:

1. The input coupling capacitor must be set accordingly for lower data rates.

2. This parameter applies only to the GS1528A.

3. Rise/Fall time measured between 20% and 80%.



3. Solder Reflow Profile

Temperature 60-150 sec. 20-40 sec. 20-40 sec. 3°C/sec max 6°C/sec max 6°C/sec max 5°C/sec max 6°C/sec max 6°C/sec max 10°C 6°C/sec max 6°C/sec max 10°C 6°C/sec max 10°C 1

The maximum Pb-free reflow profile is shown in Figure 3-1.

Figure 3-1: Maximum Pb-free Solder Reflow Profile



4. Input / Output Circuits




Figure 4-1: Differential Input Stage (SDI/SDI)






Figure 4-2: Differential Output Stage (SDO/ \overline{SDO}) I_{REF} derived using R_{SET}





GS1528A/GS9068A HD-LINX® II Multi-Rate Dual Slew-Rate Cable Driver Data Sheet 30953 - 7 July 2012



5. Detailed Description

5.1 Input Interfacing

SDI/SDI are high impedance differential inputs. The equivalent input circuit is shown in Figure 4-1.

Several conditions must be observed when interfacing to these inputs:

- The differential input signal amplitude must be between 300 and 2000mVp-p.
- The common mode voltage range must be as specified in Table 2.2.
- For input trace lengths longer than approximately 1cm, the inputs should be terminated as shown in the Typical Application Circuit.

The GS1528A/9068A inputs are self-biased, allowing for simple AC coupling to the device. For serial digital video, a minimum capacitor value of 4.7μ F should be used to allow coupling of pathological test signals. A tantalum capacitor is recommended.

SD/HD Input Pin (GS1528A only):

The GS1528A SDO rise and fall times can be set to comply with both SMPTE 259M/344M and SMPTE 292M. For all SMPTE 259M standards, or any data rate that requires longer rise and fall time characteristics, the SD/HD pin must be set HIGH by the application layer. For SMPTE 292M standards and signals which require faster rise and fall times, this pin should be set LOW.

5.2 Output Interfacing

The GS1528A/9068A outputs are current mode, and will drive 800mV into a 75 Ω load. These outputs are protected from accidental static damage with internal static protection diodes.

The SMPTE 292M, SMPTE 344M and SMPTE 259M standards require that the output of a cable driver have a source impedance of 75Ω and a return loss of at least 15dB between 5MHz and 1.485GHz.

In order for an SDI output circuit using the GS1528A/9068A to meet this specification, the output application circuit shown in Typical Application Circuits on page 14 is recommended.

The value of L_{COMP} will vary depending on the PCB layout, with a typical value of 5.6nH. A 4.7 μ F capacitor is used for AC-coupling the output of the device. This value is chosen to ensure that pathological signals can be coupled without a significant DC component occurring. Please see Application Information on page 14 for more details.






Figure 5-1: Output signal for 270Mb/s input




Figure 5-2: Output signal for 1.485Gb/s input (GS1528A only)

The output protection diodes act as a varactor (voltage controlled capacitor) as shown in Figure 5-3. Therefore, when measuring return loss at the GS1528A/9068A output, it is necessary to take the measurement for both a logic high and a logic low output condition.

Consequently, the output capacitance of the device is dependent on the logic state of the output.



GS1528A

Figure 5-3: Static Protection Diodes

5.3 Output Return Loss Measurement

To perform a practical return loss measurement, it is necessary to force the GS1528A/9068A output to a DC high or low condition. The actual measured return loss will be based on the outputs being static at V_{CC} or V_{CC} -1.6V. Under normal operating conditions the outputs of the device swing between V_{CC} -0.4V and V_{CC} -1.2V, so the measured value of return loss will not represent the actual operating return loss.

A simple method of calculating the values of actual operating return loss is to interpolate the two return loss measurements. In this way, the values of return loss are estimated at V_{CC} -0.4V and V_{CC} -1.2V based on the measurements at V_{CC} and V_{CC} -1.6V.

The two values of return loss (high and low) will typically differ by several decibels. If the measured return loss is R_H for logic high and R_L for logic low, then the two values can be interpolated as follows:

 $R_{IH} = R_{H} - (R_{H} - R_{L})/4$ and

 $R_{IL} = R_L + (R_H - R_L)/4$

Where R_{IH} is the interpolated logic high value and R_{IL} is the interpolated logic low value.

For example: if $R_{\rm H}$ = -18dB and $R_{\rm L}$ = -14dB, then the interpolated values are $R_{\rm IH}$ = -17dB and $R_{\rm IL}$ = -15dB.

5.4 Output Amplitude Adjustment

The output amplitude of the GS1528A/9068A can be adjusted by changing the value of the R_{SET} resistor as shown in Table 5-1. For an $800mV_{p\text{-}p}$ output with a nominal $\pm7\%$ tolerance, a value of 750Ω is required. A $\pm1\%$ SMT resistor should be used.

The R_{SET} resistor is part of the high speed output circuit of the GS1528A/9068A. The resistor should be placed as close as possible to the R_{SET} pin. In addition, the PCB capacitance should be minimized at this node by removing the PCB groundplane beneath the R_{SET} resistor and the R_{SET} pin.



Table 5-1: R_{SET} vs V_{OD}

R _{SET} Resistance (Ω)	Output Swing (mVp-p)
995	608
824	734
750	800
680	884
573	1040

NOTE: For reliable operation of the GS1528A/9068A over the full temperature range, do not use an R_{SET} value below 573 Ω .



6. Application Information

6.1 PCB Layout

Special attention must be paid to component layout when designing serial digital interfaces for HDTV.

An FR-4 dielectric can be used, however, controlled-impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- The PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to changes in trace impedance
- The PCB groundplane is removed under the GS1528A/9068A output components to minimize parasitic capacitance
- The PCB ground plane is removed under the GS1528A/9068A R_{SET} pin and resistor to minimize parasitic capacitance
- Input and output BNC connectors are surface-mounted in-line to eliminate a transmission line stub caused by a BNC mounting via high-speed traces, which are curved to minimize impedance variations due to change of PCB trace width

5.6n BNC . 4u7 4u7 vcc GS1528A 49.9 75 SDI SDO 23 SDI SDO 10n ^{VVV}49 9 6 VEE SD/HD DIFFERENTIAL Ŧ DATA INPUT RSET 202 BNC 5 6ř 4u7 5 4u7 vcc * TYPICAL VALUE VARIES WITH LAYOUT VCC 750 10n SD/HD >>


NOTE: All resistors in Ohms, capacitors in Farads,

and inductors in Henrys, unless otherwise noted.

Figure 6-1: GS1528A Typical Application Circuit

6.2 Typical Application Circuits






NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.


Figure 6-2: GS9068A Typical Application Circuit




7. Package & Ordering Information

7.1 Package Dimensions









SYME	Min.	Max.			
А	0.054	0.068			
A1	0.004	0.0098			
В	0.014	0.019			
D	0.189	0.196			
Е	0.150	0.157			
Н	0.229	0.244			
е	0.050 BSC				
С	0.0075	0.0098			
L	0.016	0.034			
Х	0.0215 REF				
q1	0°	8°			
q2	7°	BSC			

8 SOIC

BOL

NOTES: 1. All dimensions in inches unless otherwise stated. 2. Lead coplanarity should be 0 to 0.004" max. 3. Package surface finishing: VDI 24-27 (dval). Package surface finishing: VDI 34-15 (16L SOIC[NB] matrix). 4. All dimensions exclude mold flashes. 5. The lead with (B) to be determined at 0.0075" from the lead tip.

7.2 Packaging Data

Table 7-1: Packaging Data

Parameter	Value
Package Type	8-pin SOIC
Moisture Sensitivity Level	2
Junction to Case Thermal Resistance, θ_{j-c}	72°C/W
Junction to Air Thermal Resistance, $\boldsymbol{\theta}_{j\text{-}a}$ (at zero airflow)	116°C/W
Pb-free and RoHS Compliant	Yes



7.3 Ordering Information

Product	Part Number	Package	Temperature Range
GS1528A	GS1528ACKAE3	8-pin SOIC	0°C to 70°C
GS1528A	GS1528ACTAE3	8-pin SOIC, 250pc tape and reel	0°C to 70°C
GS1528A	GS1528ACTAE3D	8-pin SOIC, 500pc tape and reel	0°C to 70°C
GS9068A	GS9068ACKAE3	8-pin SOIC	0°C to 70°C
GS9068A	GS9068ACTAE3	8-pin SOIC, 250pc tape and reel	0°C to 70°C

Table 7-2: Ordering Information





DOCUMENT IDENTIFICATION DATA SHEET

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice.

CAUTION

ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



© Semtech 2012

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contact Information

Semtech Corporation Gennum Products Division 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111, Fax: (805) 498-3804

www.semtech.com

