

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ PLUS

FEATURES:

- · Ref input is 5V tolerant
- 4 pairs of programmable skew outputs
- Low skew: 200ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- Synchronous output enable
- Input frequency: 17.5MHz to 133MHz
- Output frequency: 17.5MHz to 133MHz
- 2x, 4x, 1/2, and 1/4 outputs (of VCO frequency)
- 3-level inputs for skew control
- PLL bypass for DC testing
- External feedback, internal loop filter
- 12mA balanced drive outputs
- Low Jitter: <200ps cycle-to-cycle
- Available in PLCC and TQFP packages


DESCRIPTION

The IDT5V994 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V994 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels.

When the $\overline{\text{sOE}}$ pin is held low, all the outputs are synchronously enabled. However, if $\overline{\text{sOE}}$ is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.

Furthermore, when the PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V994 has LVTTL outputs with 12mA balanced drive outputs.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 2006

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|-----------|--------------------------------------|-----------------|------|
| Vddq, Vdd | Supply Voltage to Ground-0.5 to +4.6 | V | |
| Vi | DC Input Voltage | -0.5 to VDD+0.5 | V |
| | REF Input Voltage | –0.5 to +5.5 | V |
| | Maximum Power Dissipation, TA = 85°C | 0.8 | W |
| TSTG | Storage Temperature Range | -65 to +150 | °C |
| | | | |

NOTE:

 Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

$CAPACITANCE(TA = +25^{\circ}C, f = 1MHz, VIN = 0V)$

| Parameter | Description | Тур. | Max. | Unit |
|-----------|-------------------|------|------|------|
| CIN | Input Capacitance | 5 | 7 | pF |

NOTE:

1. Capacitance applies to all inputs except TEST, FS, and nF[1:0].

PROGRAMMABLESKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit tu which is of the order of a nanosecond (see PLL Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

PIN DESCRIPTION

| Pin Name | Туре | Description |
|---------------------|------|---|
| REF | IN | Reference Clock Input |
| FB | IN | Feedback Input |
| TEST ⁽¹⁾ | IN | When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary |
| | | Table) remain in effect. Set LOW for normal operation. |
| soe(1) | IN | Synchronous Output Enable. When HIGH, it stops clock outputs (except 3Q0 and 3Q1) in a LOW state - 3Q0 and 3Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and sOE is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set sOE LOW for normal operation. |
| PE | IN | Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference |
| | | clock. |
| nF[1:0] | IN | 3-level inputs for selecting 1 of 9 skew taps or frequency functions |
| nQ[1:0] | OUT | Four banks of two outputs with programmable skew |
| VDDQ | PWR | Power supply for output buffers |
| Vdd | PWR | Power supply for phase locked loop and other internal circuitry |
| GND | PWR | Ground |

NOTE:

1. When TEST = MID and $\overline{\text{sOE}}$ = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.

EXTERNAL FEEDBACK

By providing external feedback, the IDT5V994 gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly. An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

| | | Comments |
|---|---------------|-----------------|
| Timing Unit Calculation (tu) | 1/(16 x FNOM) | |
| VCO Frequency Range (FNOM) ^(1,2) | 70 to 133MHz | |
| Skew Adjustment Range ⁽²⁾ | | |
| Max Adjustment: | ±5.36ns | ns |
| | ±135° | Phase Degrees |
| | ±37.5% | % of Cycle Time |
| Example 1, FNOM = 80MHz | t∪=0.78ns | |
| Example 2, FNOM = 100MHz | t∪=0.63ns | |
| Example 3, FNOM = 133MHz | t∪=0.47ns | |

NOTES:

1. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be FNOM when the output connected to FB is undivided. The frequency of the REF and FB inputs will be FNOM /2 or FNOM /4 when the part is configured for frequency multiplication by using a divided output as the FB input. Using the nF[1:0] inputs allows a different method for frequency multiplication (see Control Summary Table for Feedback Signals).

2. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed -4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6tu skew adjustment is possible and at the lowest FNOM value.

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

| nF1:0 | Skew (Pair #1, #2) | Skew (Pair #3) | Skew (Pair #4) |
|-------------------|--------------------|----------------|-------------------------|
| LL ⁽¹⁾ | 4tu | Divide by 2 | Divide by 2 |
| LM | 3t∪ | —6t∪ | –6t∪ |
| LH | 2t∪ | —4t∪ | 4t∪ |
| ML | -1tu | —2t∪ | –2t∪ |
| MM | Zero Skew | Zero Skew | Zero Skew |
| МН | 1t∪ | 2tu | 2t∪ |
| HL | 2tu | 4t∪ | 4t∪ |
| HM | 3t∪ | 6t∪ | 6tu |
| НН | 4t∪ | Divide by 4 | Inverted ⁽²⁾ |

NOTES:

1. LL disables outputs if TEST = MID and $\overline{\text{sOE}}$ = HIGH.

2. When pair #4 is set to HH (inverted), sOE disables pair #4 HIGH when PE = HIGH, sOE disables pair #4 LOW when PE = LOW.

RECOMMENDED OPERATING RANGE

| Symbol | Description | Min. | Тур. | Max. | Unit |
|----------|-------------------------------|------|------|------|------|
| Vdd/Vddq | Power Supply Voltage | 3 | 3.3 | 3.6 | V |
| TA | Ambient Operating Temperature | -40 | +25 | +85 | °C |

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Conditions | | Min. | Max. | Unit |
|--------|-----------------------------------|-----------------------------|-----------------|-----------|-----------|------|
| Vih | Input HIGH Voltage | Guaranteed Logic HIGH (REF, | FB Inputs Only) | 2 | _ | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW (REF, | FB Inputs Only) | — | 0.8 | V |
| Vihh | Input HIGH Voltage ⁽¹⁾ | 3-Level Inputs Only | | Vdd-0.6 | _ | V |
| VIMM | Input MID Voltage ⁽¹⁾ | 3-Level Inputs Only | | Vdd/2-0.3 | Vdd/2+0.3 | V |
| VILL | Input LOW Voltage ⁽¹⁾ | 3-Level Inputs Only | | — | 0.6 | V |
| lin | Input Leakage Current | VIN = VDD or GND | | —5 | +5 | μA |
| | (REF, FB Inputs Only) | V _{DD} = Max. | | | | |
| | | VIN = VDD | HIGH Level | _ | +200 | |
| 13 | 3-Level Input DC Current | VIN = VDD/2 | MID Level | —50 | +50 | μA |
| | (TEST, FS, nF[1:0], DS[1:0]) | VIN = GND | LOW Level | -200 | _ | |
| IPU | Input Pull-Up Current (PE) | Vdd = Max., VIN = GND | | —100 | _ | μA |
| IPD | Input Pull-Down Current (SOE) | VDD = Max., VIN = VDD | | — | +100 | μA |
| Vон | Output HIGH Voltage | Vdda = Min., IOH = —12mA | | 2.4 | _ | V |
| Vol | Output LOW Voltage | VDDQ = Min., IOL = 12mA | | — | 0.4 | V |

NOTE:

1. These inputs are normally wired to VDD, GND, or unconnected. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | Тур. | Max. | Unit |
|--------------|---|--|------|------|--------|
| IDDQ | Quiescent Power Supply Current | VDD = Max., TEST = MID, REF = LOW, | 8 | 25 | mA |
| | | $PE = LOW, \overline{SOE} = LOW$ | | | |
| | | All outputs unloaded | | | |
| Δ IDD | Power Supply Current per Input HIGH | VDD = Max., VIN = 3V, | 1 | 30 | μA |
| lddd | Dynamic Power Supply Current per Output | VDD/VDDQ = Max., CL = 0pF | 55 | 90 | μA/MHz |
| | | VDD/VDDQ = $3.3V$, FREF = $83MHz$, CL = $160pF^{(1)}$ | 31 | — | |
| Ітот | Total Power Supply Current | VDD/VDDQ = $3.3V$, Fref = $100MHz$, CL = $160pF^{(1)}$ | 34 | — | mA |
| | | VDD/VDDQ = $3.3V$, Fref = $133MHz$, CL = $160pF^{(1)}$ | 39 | — | |

NOTE:

1. For eight outputs, each loaded with 20pF.

INPUT TIMING REQUIREMENTS

| Symbol | Description ⁽¹⁾ | Min. | Max. | Unit |
|--------|--|------|------|------|
| tR, tF | Maximum input rise and fall times, 0.8V to 2V | — | 10 | ns/V |
| tPWC | Input clock pulse, HIGH or LOW | 2 | — | ns |
| Dн | Input duty cycle | 10 | 90 | % |
| Fref | Reference clock input frequency ⁽²⁾ | 17.5 | 133 | MHz |

NOTES:

1. Where pulse width implied by DH is less than tPwc limit, tPwc limit applies.

2. The minimum reference clock input frequency is 70MHz if Q/2 or Q/4 are not used as feedback

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Min. | Тур. | Max. | Unit | |
|-----------------|--|-----------|--|-------|------|--|
| FNOM | VCO Frequency Range | See Progr | See Programmable Skew Range and Resolution Table | | | |
| t RPWH | REF Pulse Width HIGH ⁽¹⁾ | 2 | — | _ | ns | |
| tRPWL | REF Pulse Width LOW ⁽¹⁾ | 2 | — | — | ns | |
| tu | Programmable Skew Time Unit | See | Control Summary | Table | | |
| t SKEWPR | Zero Output Matched-Pair Skew (xQ0, xQ1) ^(2,3) | — | 0.05 | 0.2 | ns | |
| tSKEW0 | Zero Output Skew (All Outputs) ⁽⁴⁾ | — | 0.1 | 0.25 | ns | |
| tSKEW1 | Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ⁽⁵⁾ | — | 0.25 | 0.5 | ns | |
| tSKEW2 | Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) ⁽⁵⁾ | — | 0.3 | 1.2 | ns | |
| tSKEW3 | Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) ⁽⁵⁾ | — | 0.25 | 0.5 | ns | |
| tSKEW4 | Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) ⁽²⁾ | — | 0.5 | 0.9 | ns | |
| tDEV | Device-to-Device Skew ^(2,6) | — | — | 0.75 | ns | |
| t(q) | REF Input to FB Static Phase Offset) ⁽⁷⁾ | -0.25 | 0 | 0.25 | ns | |
| tODCV | Output Duty Cycle Variation from 50% | -1.2 | 0 | 1.2 | ns | |
| tPWH | Output HIGH Time Deviation from 50% ⁽⁸⁾ | — | — | 2 | ns | |
| tPWL | Output LOW Time Deviation from 50% ⁽⁹⁾ | — | — | 2.5 | ns | |
| tORISE | Output Rise Time | 0.15 | 1 | 1.8 | ns | |
| tofall | Output Fall Time | 0.15 | 1 | 1.8 | ns | |
| t LOCK | PLL Lock Time ⁽¹⁰⁾ | — | - | 0.5 | ms | |
| tJR | Cycle-to-Cycle Output Jitter (peak-to-peak) | — | - | 200 | ps | |

NOTES:

1. Refer to Input Timing Requirements table for more detail.

2. Skew is the time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected when all are loaded with the specified load.

3. tskewpr is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu.

4. $t_{SK(0)}$ is the skew between outputs when they are selected for Ot_U .

5. There are 3 classes of outputs: Nominal (multiple of tu delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).

6. tDEV is the output-to-output skew between any two devices operating under the same conditions (VDDQ, VDD, ambient temperature, air flow, etc.)

7. t ϕ is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.


8. Measured at 2V.


9. Measured at 0.8V.


10. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until the is within specified limits.


3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS

AC TEST LOADS AND WAVEFORMS












3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS

AC TIMING DIAGRAM



NOTES:

- PE: The AC Timing Diagram applies to PE=Vob. For PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
- Skew: The time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected when all are loaded with 20pF and terminated with 75Ω to VDD0/2.
- tskewpr: The skew between a pair of outputs (xQo and xQ1) when all eight outputs are selected for Otu.
- tskewo: The skew between outputs when they are selected for Otu
- tDEV: The output-to-output skew between any two devices operating under the same conditions (VDDO, VDD, ambient temperature, air flow, etc.)
- topcv: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 specifications.

tPWH is measured at 2V.


tPWL is measured at 0.8V.

tORISE and tOFALL are measured between 0.8V and 2V.

TLOCK: The time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS

ORDERINGINFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com