







**[TPD3S716-Q1](https://www.ti.com/product/TPD3S716-Q1)**

[SLVSDH9D](https://www.ti.com/lit/pdf/SLVSDH9) – MARCH 2016 – REVISED AUGUST 2020

# **TPD3S716-Q1 Automotive USB 2.0 Interface Protection with Adjustable Current Limit and Short-to-Battery, Short-Circuit Protection**

# **1 Features**

<span id="page-0-0"></span>Texas

**INSTRUMENTS** 

- AEC-Q100 Qualified (Grade 1)
	- Operating Temperature Range: –40°C to +125°C
- [Functional Safety-Capable](http://www.ti.com/technologies/functional-safety/overview.html)
	- Documentation available to aid functional safety system design
- Short-to-Battery (up to 18 V) and Short-to-Ground Protection on V<sub>BUS</sub> CON
- Short-to-Battery (up to 18 V) and Short-to-V<sub>BUS</sub> Protection on VD+, VD–
- IEC 61000-4-2 ESD Protection on  $V_{BUS-CON}$ , VD+, VD–
	- ±8-kV Contact Discharge
	- ±15-kV Air Gap Discharge
- ISO 10605 330-pF, 330-Ω ESD Protection on V<sub>BUS</sub> <sub>CON</sub>, VD+, VD-
	- ±8-kV Contact Discharge
	- ±15-kV Air Gap Discharge
- Low  $R_{ON}$  nFET V<sub>BUS</sub> Switch (63 m $\Omega$  typical)
- High Speed Data Switches (1-GHz, 3-dB Bandwidth)
- Adjustable Hiccup Current Limit up to 2.4 A
- Fast Over-voltage Response Time
	- $-$  2-µs typical (V<sub>BUS</sub> switch)
	- 200-ns typical (Data switches)
- Independent  $V_{BUS}$  and Data enable pins for configuring both Host and Client/OTG mode
- Fault Output Signal
- Thermal Shutdown Feature
- Flow-through layout in 16-Pin SSOP Package (4.9 mm x 3.9 mm)

# **2 Applications**

- End Equipment
	- Head Units
	- Rear Seat Entertainment
	- **Telematics**
	- USB Hubs
	- Navigation Modules
	- Media Interface
- **Interfaces** 
	- USB 2.0

# **3 Description**

The TPD3S716-Q1 is a single-chip solution for shortto-battery, short-circuit, and ESD protection with an adjustable current-limit for the USB connector's  $V_{BUS}$  and data lines in automotive applications. The integrated data switches provide best-in-class bandwidth for minimal signal degradation while simultaneously providing 18 V short-to-battery protection. The high bandwidth of 1 GHz allows for USB2.0 high-speed data rates for applications like Car Play. Extra margin in bandwidth above 720-MHz also helps to maintain a clean USB 2.0 eye diagram with the long captive cables that are common in the automotive USB environment. The short-to-battery protection isolates the internal system circuits from any over-voltage conditions at the  $V_{BUS\ COM}$ , VD+, and VD- pins. On these pins, the TPD3S716-Q1 can handle over-voltage protection up to 18 V for hot plug and DC events. The over-voltage protection circuit provides the most reliable short-to-battery isolation in the industry, shutting off the data switches in 200 ns and protecting the upstream circuitry from harmful voltage and current spikes.

The  $V_{BUS}$  con pin also provides an adjustable current limited load switch and handles short-to-ground protection. The device supports  $V_{\text{BUS}}$  currents up to 2.4 A, allowing support for charging USB BC1.2, USB Type-C 5V/1.5A, and proprietary charging schemes up to 2.4 A. The separate enable pins for data and VBUS allow for both host and client-OTG mode. TPD3S716-Q1 also integrates system level IEC 61000-4-2 and ISO 10605 ESD protection on its  $V_{BUS|CON}$ , VD+, and VD– pins removing the need to provide external high voltage, low capacitance diodes.

#### **Device Information**(1)



(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Schematic**



# **Table of Contents**





# **4 Revision History**



<span id="page-2-0"></span>

# **5 Pin Configuration and Functions**





#### **Pin Functions**



# <span id="page-3-0"></span>**6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)  $(1)$   $(2)$ 



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) Thermal limits and power dissipation limits must be observed.

#### **6.2 ESD Ratings—AEC Specification**



(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 ESD Ratings—IEC Specification**



(1) See [Figure 7-2](#page-11-0) for details on system level ESD testing setup.

### **6.4 ESD Ratings—ISO Specification**



(1) See [Figure 7-2](#page-11-0) for details on system level ESD testing setup.

### **6.5 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



<span id="page-4-0"></span>

#### **6.5 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)



(1) Depending on your I<sub>BUS</sub> current level, maximum operating junction temperature derating may be required. For I<sub>BUS</sub> > 1.5A, care should be taken in the PCB design to improve the board's thermal coefficient. Please see both the [Power Dissipation and Junction](#page-18-0)  [Temperature](#page-18-0) and [Layout Optimized for Thermal Performance](#page-23-0) sections for more details.

(2) See the [Figure 9-1](#page-17-0) for configuration details.

#### **6.6 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](https://www.ti.com/lit/pdf/SPRA953).

#### **6.7 Electrical Characteristics**

over operating free-air temperature range,  $\overline{VEN} = 0$  V,  $\overline{DEN} = 0$  V, V<sub>BUS SYS</sub> = 5 V, V<sub>IN</sub> = 3.3 V, VD+/VD–/D+/D–/V<sub>BUS CON</sub> = float (unless otherwise noted)





# **6.7 Electrical Characteristics (continued)**

over operating free-air temperature range, VEN = 0 V, DEN = 0 V, V<sub>BUS\_SYS</sub> = 5 V, V<sub>IN</sub> = 3.3 V, VD+/VD–/D+/D–/V<sub>BUS\_CON</sub> = float (unless otherwise noted)



<span id="page-6-0"></span>

## **6.7 Electrical Characteristics (continued)**

over operating free-air temperature range,  $\overline{VEN} = 0$  V,  $\overline{DEN} = 0$  V,  $V_{BUS\_SYS} = 5$  V,  $V_{IN} = 3.3$  V,  $VD+/VD-/D+/D-/V_{BUS\_CON} =$ float (unless otherwise noted)



### **6.8 Timing Characteristics**

over operating free-air temperature range,  $\overline{VEN} = 0$  V,  $\overline{DEN} = 0$  V, V<sub>BUS</sub> <sub>SYS</sub> = 5 V, V<sub>IN</sub> = 3.3 V, D+/D– = 45 Ω to GND, VD+/VD–/ $V_{\text{BUS CON}}$  = float (unless otherwise noted)



Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDH9D&partnum=TPD3S716-Q1)* 7



over operating free-air temperature range,  $\overline{VEN} = 0$  V,  $\overline{DEN} = 0$  V, V<sub>BUS SYS</sub> = 5 V, V<sub>IN</sub> = 3.3 V, D+/D– = 45  $\Omega$  to GND,  $VD+/VD-/V<sub>RUS</sub>$   $_{CON}$  = float (unless otherwise noted)



<span id="page-8-0"></span>

## **6.9 Typical Characteristics**



**[TPD3S716-Q1](https://www.ti.com/product/TPD3S716-Q1)** [SLVSDH9D](https://www.ti.com/lit/pdf/SLVSDH9) – MARCH 2016 – REVISED AUGUST 2020 **[www.ti.com](https://www.ti.com)**











#### <span id="page-11-0"></span>**7 Parameter Measurement Information**



Copyright © 2016, Texas Instruments Incorporated

**Figure 7-1. Short-to-Battery System Test Setup**



**Figure 7-2. ESD System Test Setup**

<span id="page-12-0"></span>

# **8 Detailed Description**

#### **8.1 Overview**

The TPD3S716-Q1 provides a single-chip ESD protection and over voltage protection solution for automotive USB interfaces. It offers short to battery protection up to 18 V and short to ground protection on V<sub>BUS</sub> con. The TPD3S716-Q1 also provides a FLT pin that indicates to the system if a fault condition has occurred. The TPD3S716-Q1 offers ESD clamps on the V<sub>BUS CON</sub>, VD+, and VD– pins, therefore eliminating the need for external TVS clamp circuits in the application.

The TPD3S716-Q1 has internal circuitry that controls the turnon of the internal nFET switches. An internal oscillator controls the timers that enable the switches and resets the open-drain  $\overline{FLT}$  output. If  $V_{BUS}$  con and VD+/VD– are less than  $V_{OVP}$ , the switches are enabled. After an internal delay the charge-pump starts-up and turns on the internal nFET switches through a soft start. At any time, if any of the external USB pins rise above their respective  $V_{\text{OVP}}$  thresholds, the nFET switches are turned OFF and the FLT pin is pulled LOW.



### **8.2 Functional Block Diagram**

# **8.3 Feature Description**

#### **8.3.1 AEC-Q100 Qualified**

The TPD3S716-Q1 is an automotive qualified device according to the AEC-Q100 standards. The TPD3S716-Q1 is qualified to operate from –40 to +125°C ambient temperature.

#### **8.3.2 Short-to-Battery and Short-to-Ground Protection on V<sub>BUS</sub> CON**

The V<sub>BUS</sub> <sub>CON</sub> pin is protected against shorts to battery and shorts to ground.

If a voltage on  $V_{BUS\_CON}$  is detected as too low (below the  $V_{SHRT}$  threshold) after the device is enabled, the device enters short-circuit protection mode and asserts FLT. It sources the I<sub>SHRT</sub> current until it detects the voltage rising above the  $V_{\text{SHRT}}$  threshold, where it resumes standard operating mode and deasserts  $\overline{\text{FLT}}$ .

If a voltage above the V<sub>OVP</sub> threshold is detected by the device, it shuts off all FETs and assert a fault on the FLT pin. When the excessive voltage is removed, the device automatically re-enables and FLT deasserts.

#### **8.3.3 Short-to-Battery and Short-to-VBUS Protection on VD+, VD–**

The VD+ and VD– pins are protected against shorts to battery and shorts to bus. The OVP threshold on the VD+ and VD– pins is low enough that it protects against shorts to  $V_{\text{BUS}}$ .



<span id="page-13-0"></span>When a voltage above the  $V_{\text{OVP}}$  threshold is detected by the device, it shuts off all FETs and asserts a fault on the FLT pin. When the excessive voltage is removed, the device automatically re-enables and FLT deasserts.

#### **8.3.4 ESD Protection on VBUS\_CON, VD+, VD–**

The protected pins (V<sub>BUS CON</sub>, VD+, VD–) are tested to pass the IEC 61000-4-2 ESD standard up to Level 4 ESD protection. Additionally, these pins are tested against ISO 10605 with the 330-pF, 330- Ω equivalent network. This guarantees passing of at least ±8-kV contact discharge and ±15-kV air gap discharge according to both standards. See [Figure 7-2](#page-11-0) for the test set-up used for testing IEC 61000-4-2 and ISO 10605.

#### **8.3.5 Low RON nFET VBUS Switch**

The  $V_{BUS}$  switch has a low  $R_{ON}$  that provides minimal voltage droop from system to connector. Typical resistance is 63 mΩ and is specified for 135 mΩ at 150°C junction temperature.

#### **8.3.6 High Speed Data Switches**

The D+ and D– switches have a very low capacitance and a high bandwidth (1-GHz typical), allowing for a clean USB 2.0 eye diagram.

#### **8.3.7 Adjustable Hiccup Current Limit up to 2.4-A**

The  $V_{\text{BUS}}$  path of this device has an integrated overcurrent protection circuit. The current limit threshold for the overcurrent protection is adjustable via an external resistor  $R_{ADJ}$  to GND on the  $I_{ADJ}$  pin. Equation 1 to Equation 3 approximate the minimum, nominal, and maximum current limit values for TPD3S716-Q1 assuming a 1% tolerant resistor:



#### where

- $I_{LIM(TYP)}$  is the nominal current limit value in (A)
- $I_{LIM(MIN)}$  is the minimum current limit value in (A)
- $I_{LIM(MAX)}$  is the maximum current limit value in (A)
- $R_{AD,I}$  is the nominal resistor to GND on the  $I_{AD,I}$  pin in ( $\Omega$ )



Figure 8-1. TPD3S716-Q1 Current Limit Thresholds vs. R<sub>ADJ</sub>

Equation 1, Equation 2 and Equation 3 are useful for approximating the current limit threshold of TPD3S716-Q1; however, they do not constitute as part of TI's published device specifications for purposes of TI's product warranty. For the officially tested current limit threshold values, see the *[Electrical Characteristics](#page-4-0)* table.



When the  $V_{BUS}$  current exceeds the overcurrent threshold, the device goes into a fault state where it limits the current to the overcurrent threshold value and asserts the FLT pin. After a short blanking time, the device cycles on and off to try to check if the connected device is still in overcurrent.

#### **8.3.8 Fast Over-Voltage Response Time**

The over-voltage FETs are designed to have a fast turnoff time to protect the upstream SoC as quickly as possible. Typical response time for complete turnoff is 2  $\mu$ s for the V<sub>BUS</sub> path and 200 ns for the data path.

#### **8.3.9 Independent VBUS and Data Enable Pins for Configuring both Host and Client/OTG Mode**

The TPD3S716-Q1 has two enable inputs to turn on and off the device's internal FETs. The VEN pin disables and enables the V<sub>BUS</sub> path. The  $\overline{DEN}$  pin disables and enables the data path. Independent control of the V<sub>BUS</sub> and data paths enables the TPD3S716-Q1 to be configured for both USB Host and Client/OTG mode. See [Table](#page-15-0) [8-1](#page-15-0).

#### **8.3.10 Fault Output Signal**

The TPD3S716-Q1 has a fault pin , FLT that indicates when there is any sort of fault condition because of an OVP, OCP, short-circuit, reverse-current, or thermal shutdown event occurring.

#### **8.3.11 Thermal Shutdown Feature**

In the event that the device exceeds the maximum allowable junction temperature, the thermal shutdown circuit disables the  $V_{\text{BUS}}$  and data switches and assert the fault pin low.

#### **8.3.12 16-Pin SSOP Package**

The TPD3S716-Q1 is packaged in a standard 16-pin SSOP leaded package.

#### **8.3.13 Reverse Current Detection**

If  $V_{BUS\_CON}$  exceeds  $V_{BUS\_SYS}$  by a voltage greater than  $V_{REV\_SUPPLY(RISING)}$  for  $t_{REV\_SUPPLY\_BLANK}$ , then TPD3S716-Q1 detects this reverse current condition and asserts the fault pin. When  $V_{BUS}$   $_{CON}$  –  $V_{BUS}$  sys falls below V<sub>REV</sub> SUPPLY(FALLING), the fault pin is be deasserted and TPD3S716-Q1 enters back into its normal operating mode.



#### <span id="page-15-0"></span>**8.4 Device Functional Modes**

#### **8.4.1 Normal Operation**

The TPD3S716-Q1 operates in normal operation modes when enabled, both V<sub>BUS</sub> <sub>SYS</sub> and V<sub>IN</sub> are above their UVLO thresholds, and the device is not in any fault conditions. Table 8-1 shows the normal operating modes of the TPD3S716-Q1.

| <b>MODE</b>     | <b>VEN</b> | <b>DEN</b> | V <sub>BUS</sub> PATH | <b>DATA PATH</b> |
|-----------------|------------|------------|-----------------------|------------------|
| USB Host        |            |            | ΟN                    | ΟN               |
| Power Only      |            |            | ΟN                    | OFF              |
| USB Client/OTG  |            |            | OFF                   | OΝ               |
| <b>Disabled</b> |            |            | OFF                   | OFF              |

**Table 8-1. Device Normal Operating Mode Table**

#### **8.4.2 Overvoltage Condition**

When the VD+, VD-, or V<sub>BUS CON</sub> pins exceed their OVP threshold, the device enters the overvoltage state. All FETs are disabled and the FLT pin is asserted. When the protected pins drop below their OVP threshold, the device automatically turns back on and deasserts the FLT pin. An overvoltage condition is only detected on an enabled path. For example, if the data path is enabled and the  $V_{BUS}$  path is disabled (USB Client/OTG mode), if an overvoltage condition occurs on  $V_{BUS\ COM}$ , the fault pin is not be asserted. However, because the FETs of disabled paths are already turned off, proper protection from overvoltage conditions are still guaranteed by the device on disabled paths.

#### **8.4.3 Overcurrent Condition**

When the current through the  $V_{BUS}$  path exceeds the  $I_{LIM}$  current threshold, the device enters into the overcurrent state. The TPD3S716-Q1 limits current to the  $I_{LIM}$  threshold by dropping voltage across the V<sub>BUS</sub> FET to maintain constant current. When it continues to sense an overcurrent condition for the blanking time ( $t_{BLANK}$ ), the device disables itself for the retry time ( $t_{RETRY}$ ) and then retry automatically for the retry time  $(t_{BLANK\ RETRY})$ . In the event that the current is below the overcurrent threshold, the device deasserts fault and resumes normal operation.

#### **8.4.4 Short-Circuit Condition**

If the voltage on the V<sub>BUS CON</sub> side is pulled below the V<sub>SHRT</sub> threshold while the device is enabled, the TPD3S716-Q1 enters the short-circuit mode. It sources a constant current of  $I_{\rm SHRT}$  until it rises above the  $V_{\rm SHRT}$ threshold. When that occurs, the device automatically re-enters normal operation and deasserts the fault pin.



#### **8.4.5 Device Logic Table**

Table 8-2 shows the TPD3S716-Q1 logic table.



**Table 8-2. TPD3S716-Q1 Logic Table**



#### <span id="page-17-0"></span>**9 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **9.1 Application Information**

The TPD3S716-Q1 offers fully featured automotive USB2.0 protection including short-to-battery, overcurrent, and ESD protection. Care must be taken during the implementation to make sure the device provides adequate protection to the system.

#### **9.2 Typical Application**

Figure 9-1 shows a fully featured USB2.0 high speed port, with an 18-V short-to-battery requirement on the connector side.



**Figure 9-1. Typical Application Configuration for TPD3S716-Q1**

#### **9.2.1 Design Requirements**

Table 9-1 shows the TPD3S716-Q1 input parameters for this application example.



#### **Table 9-1. Design Parameters**

<span id="page-18-0"></span>

#### **9.2.2 Detailed Design Procedure**

The following parameters must be known to the designer to begin the design process:

- Short-to-battery tolerance on connector pins
- Maximum current in normal operation on  $V_{BUS}$
- Maximum operating ambient temperature
- USB Data Rate

#### *9.2.2.1 Short-to-Battery Tolerance*

The TPD3S716-Q1 is capable of handling up to 18 V DC on the VD+, VD–, and V<sub>BUS</sub> <sub>CON</sub> pins. In the event of a short-to-battery on  $V_{BUS\ COM}$ , significant ringing would be expected because of the hot plug-like nature of the short-to-battery event. In typical ceramic capacitor configurations, a standard RLC response is expected which results in a ringing of nearly two times the applied DC voltage. The TPD3S716-Q1 is capable of withstanding the transient ringing from hot plug-like events, assuming some precautions are taken.

Careful capacitor selection on the  $V_{\text{BUS CON}}$  pin must be observed. A capacitor with a low derating percentage under the applied voltages must be used to prevent excess ringing. In the example, a 1-µF, 100-V tolerant ceramic X7R capacitor is used. It is best practice to carefully select the capacitors used in this circuit to prevent derating-based voltage spikes under hot plug events. See [Figure 9-4](#page-20-0) and [Figure 9-5](#page-20-0) to compare ringing of a 50-V capacitor to a 100-V capacitor. [Figure 9-6](#page-20-0) shows the 100-V capacitor with the TPD3S716-Q1 installed.

Another alternative to a high rated ceramic capacitor is to implement either a standard R-C snubber circuit, or a small external TVS diode. Depending on the short-to-battery tolerance needed, no special precautions may be needed.

#### *9.2.2.2 Maximum Current on VBUS*

The TPD3S716-Q1 is capable of operating up to 2.4 A maximum DC current. In this example, the maximum current for USB2.0 BC1.2 of 1.5 A has been chosen.

#### *9.2.2.3 Power Dissipation and Junction Temperature*

This section demonstrates how to analyze the power dissipation and junction temperature of the TPD3S716-Q1 to validate that the application requirements of an  $I_{VBUS}$  operating current level of 1.5 A and a maximum operating ambient temperature of 105 °C can be met.

It is good design practice to estimate power dissipation and maximum expected junction temperature of TPD3S716-Q1. This is important to insure the device does not go into thermal shutdown in normal operation and that the long term reliability of the device is maintained. Using Equation 4 to [Equation 6](#page-19-0), the system designer can control choices of the device's proximity to other power dissipating devices and the design of the printed circuit board (PCB). These have a direct influence on maximum junction temperature. Other factors, such as airflow and maximum ambient temperature, are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow. Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

For TPD3S716-Q1, the operating junction temperature must be kept below 150°C in order to prevent the device from going into thermal shutdown. Equation 4 is used to calculate the junction temperature of the device:

$$
T_J = T_A + \left[ (I_{OUT}^2 \times R_{ON}) \times R_{\theta JA} \right] \tag{4}
$$

where

- $I_{\text{OUT}}$  = Rated OUT pin current (A)
- R<sub>ON</sub> = Power path on-resistance at an assumed T<sub>J</sub> (Ω)
- $T_A$  = Maximum ambient temperature (°C)
- T $_{\textrm{\scriptsize{J}}}$  = Maximum junction temperature (°C)
- $R_{\theta, JA}$  = Thermal resistance (°C/W)

<span id="page-19-0"></span>This application example requires an  $I_{VBUS}$  operating current level of 1.5 A. TPD3S716-Q1 has maximum junction temperature derating requirements depending on the maximum operating current of the device according to Equation 5:

$$
T_{J(MAX)} = -15.6 \times (I_{VBUS(MAX \text{ OPERATING})}) + 161.5 (^{\circ}\text{C})
$$
\n
$$
(5)
$$

where

- $T_{J(MAX)}$  = Maximum allowed junction temperature (°C)
- $I_{VBUS/MAX OPERATING)} =$  Maximum  $I_{VBUS}$  operating current (A)

See [Figure 9-7](#page-20-0) for a plot of the reliability curve equation. Using this equation, 138.1°C is the maximum allowed junction temperature in this application.

This example requires a maximum operating ambient temperature of 105°C. To determine if this can be supported using [Equation 4](#page-18-0), the maximum  $V_{BUS}$  path  $R_{ON}$  must be determined. Equation 6 calculates the maximum  $V_{BUS}$  path  $R_{ON}$  possible for TPD3S716-Q1 for a given junction temperature:

$$
R_{ON(MAX)} = (T_J + 183.15) / 2726.7 \, (\Omega)
$$
 (6)

where

- $R_{ON(MAX)}$  = Maximum V<sub>BUS</sub> R<sub>ON</sub> at a given junction temperature ( $\Omega$ )
- $T_J$  = Device junction temperature (°C)

See [Figure 9-8](#page-21-0) for a plot of the maximum  $V_{BUS}$  path  $R_{ON}$  vs. Junction Temperature curve. Using the above equation, the maximum V<sub>BUS</sub> R<sub>ON</sub> possible for TPD3S716-Q1 at 138.1°C is R<sub>ON(MAX)</sub> = 0.118 Ω.

Using the calculated parameters for this example and the standard datasheet  $R_{\theta,IA}$  for TPD3S716-Q1, the maximum operating ambient temperature possible in this example is  $T_A = 111^{\circ}$ C. Because this is greater than the application requirement of 105°C, TPD3S716-Q1 can safely be operated at 1.5 A with  $R_{\theta JA}$  = 98.8 (°C/W). If the resulting ambient temperature in the above calculations resulted in a  $T_A$  < 105 °C, methods for improving R<sub>θJA</sub> would need to be taken. See the *[Layout Optimized for Thermal Performance](#page-23-0)* section for guidelines on improving R<sub>θJA</sub> for TPD3S716-Q1. The example given in the *[Layout Optimized for Thermal Performance](#page-23-0)* yields an  $R_{\theta JA}$  = 57 (°C/W). Excellent thermal performance of TPD3S716-Q1 can be achieved with the proper PCB layout.

#### *9.2.2.4 USB Data Rate*

The TPD3S716-Q1 is capable of operating at the maximum USB2.0 High Speed data rate of 480-Mbps because of the high data switch bandwidth of 1-GHz (typical). In this design example the maximum data rate of 480-Mbps has been chosen.

<span id="page-20-0"></span>

#### **9.2.3 Application Curves**





<span id="page-21-0"></span>

<span id="page-22-0"></span>

## **10 Power Supply Recommendations**

#### **10.1 VBUS Path**

The V<sub>BUS</sub> SYS pins provide power to the chip and supply current through the load switch to V<sub>BUS</sub> <sub>CON</sub>. A 100-µF bulk capacitor is recommended on  $V_{BUS, SYS}$  to supply the USB port and maintain compliance. A 1-µF capacitor is recommended on the V<sub>BUS</sub> con pin with adequate voltage rating to tolerate short-to-battery conditions. A supply voltage above the UVLO threshold for  $V_{\text{BUS-SYS}}$  must be supplied for the device to power on.

#### **10.2 VIN Pin**

The  $V_{IN}$  pin provides a voltage reference for the data switch OVP level as well as a bypass for ESD clamping. A 1-µF capacitor must be placed as close to the pin as possible and the supply must be set to be above the UVLO threshold for  $V_{IN}$ .

### **11 Layout**

#### **11.1 Layout Guidelines**

Proper routing and placement maintains signal integrity for high-speed signals. The following guidelines apply to the TPD3S716-Q1:

- Place the bypass capacitors as close as possible to the  $V_{IN}$ ,  $V_{BUS}$  sys, and  $V_{BUS}$  con pins. Capacitors must be attached to a solid ground. This minimizes voltage disturbances during transient events such as short-to-battery, ESD, or overcurrent conditions.
- High speed traces (data switch path) must be routed as straight as possible and any sharp bends must be minimized.

Standard ESD recommendations apply to the VD+, VD–, and  $V_{BUS}$  con pins as well:

- The optimum placement is as close to the connector as possible.
	- EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
	- The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
	- Electric fields tend to build up on corners, increasing EMI coupling.

#### **11.2 Layout Example**

[Figure 11-1](#page-23-0) shows a full layout for a standard USB2.0 port. A common mode choke and inductors are used on the high speed data lines, and the requisite bypassing caps are placed on  $V_{BUS|CON}$ ,  $V_{BUS|S}$  sys, and  $V_{IN}$ .



<span id="page-23-0"></span>

#### **11.3 Layout Optimized for Thermal Performance**

[Figure 11-2](#page-24-0) and [Figure 11-3](#page-24-0) show images from a real PCB design optimized for the best thermal performance for TPD3S716-Q1. This PCB layout has 6 layers (2 signal and 4 plane layers). The 2 signal layers are the outer layers of the PCB and constructed with 2-oz copper, and the 4 internal plane layers are constructed with 1-oz copper. Using this PCB layout yielded an  $R_{\theta JACUSTOM}$  = 57 (°C/W). The images contain rough dimensions of the copper traces and pours used around the device. One key strategy to optimize thermal performance of the device is to maximize the area of the copper pours and traces used to route the device power, GND, and signal pins when possible. Another key strategy is to maximize the copper weight of the PCB metal layers. This example demonstrates that excellent thermal performance can be achieved with TPD3S716-Q1 with the proper PCB layout.

**[TPD3S716-Q1](https://www.ti.com/product/TPD3S716-Q1)** [SLVSDH9D](https://www.ti.com/lit/pdf/SLVSDH9) – MARCH 2016 – REVISED AUGUST 2020

<span id="page-24-0"></span>



**Figure 11-2. Thermally Optimized PCB Layout Top Layer**



**Figure 11-3. Thermally Optimized PCB Layout Bottom Layer**



## <span id="page-25-0"></span>**12 Device and Documentation Support**

#### **12.1 Documentation Support**

#### **12.1.1 Related Documentation**

For related documentation see the following:

*TPD3S716-Q1 Evaluation Module*, [SLVUAL9](https://www.ti.com/lit/pdf/SLVUAL9)

#### **12.2 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

#### **12.3 Trademarks**

TI E2E™ is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **12.5 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

## **13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





TEXAS<br>INSTRUMENTS

www.ti.com 5-Feb-2020

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **DBQ0016A** SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MO-137, variation AB.



# **EXAMPLE BOARD LAYOUT**

# **DBQ0016A SSOP - 1.75 mm max height**

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **DBQ0016A SSOP - 1.75 mm max height**

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated