

♦STRUCTURE	Silicon Monolithic Integrated Circuit
♦PRODUCT	4K×8 bit Electrically Erasable PROM
◇PART NUMBER	BU9890GUL-W
♦ PHYSICAL DIMENSION	Fig1(VCSP50L1)
♦BLOCK DIAGRAM	Fig2
♦USE	General purpose
\$FEATURES	 4K words × 8 bits architecture serial EEPROM Wide operating voltage range (1.7V~3.6V) Two wire serial interface Self-timed write cycle with automatic erase 32 byte Page Write mode Low power consumption。 Write (3.3V) : 0.6mA (Typ.) Read (3.6V) : 0.6mA (Typ.) Standby (3.6V) : 0.1 μ A (Typ.) DATA security Write protect feature (WP pin) Inhibit to WRITE at low Vcc WLCSP 6pin package High reliability fine pattern CMOS technology Endurance : 100,000 erase/write cycles Data retention : 40 years Filtered inputs in SCL·SDA for noise suppression Initial data FFh in all address Pull-up resistor inputs in SCL·SDA

♦ ABSOLUTE MAXIMUM RATING (Ta=25°C

Parameter	Symbol	Rating	Unit
Supply Voltage	Vcc	-0.3~6.5	V
Power Dissipation	Pd	220 *1	mW
Storage Temperature	Tstg	-65~125	°C
Operating Temperature	Topr	-40~85	°C
Terminal Voltage	_	-0.3~Vcc+1.0 *2	V

*1 Degradation is done at $2.2 \text{mW/}^{\circ}\text{C}(*1)$ for operation above 25°C

*2 Maximum value of Terminal Voltage is below 6.5V.

♦ RECOMMENDED OPERATING CONDITION

Parameter		Symbol	Rating	Unit
	Write	Maria	2.7~3.3	V
Supply Voltage	Read	Vcc Read	1.7~3.6	V
Input Volta	ge	V _{IN}	0~Vcc	V



Parameter	Symb	Specification				
	ol	Min.	Тур.	Max.	Unit	test condition
"H" Input Voltage1	VIH1	0.7Vcc	_	Vcc+1.0	٧	2.5V≦Vcc≦3.6V
"L" Input Voltage1	VIL1	-0.3	_	0.3Vcc	۷	2.5V≦Vcc≦3.6V
"H" Input Voltage2	VIH2	0.8Vcc	_	Vcc+1.0	٧	1.8V≦Vcc<2.5V
"L" Input Voltage2	VIL2	-0.3	_	0.2Vcc	٧	1.8V≦Vcc<2.5V
"H" Input Voltage3	VIH3	0.9Vcc	_	Vcc+1.0	٧	1.7V≦Vcc<1.8V
"L" Input Voltage3	VIL3	-0.3	_	0.1Vcc	٧	1.7V≦Vcc<1.8V
"L" Output Voltage1	Vol1	_	_	0.4	V	Io∟=3.0mA, 2.5V≦Vcc≦3.6V(SDA)
"L" Output Voltage2	Vol2	_	_	0.2	V	Io∟=0.7mA, 1.7V≦Vcc<2.5V(SDA)
Input Leakage Current	ΙLI	-1	_	1	μA	VIN=0V~Vcc, (WP, TEST)
Pull-up resistor	I∟ı2	6	10	14	kΩ	(SCL, SDA)
Output Leakage Current	Ilo	-1	_	1	μA	Vout=0V~Vcc(SDA)
	ICC1	_	-	4.1	mA	Vcc=3.3V,fscL=400kHz, twr=5ms Byte Write Page Write
Operating Current	ICC2	_	_	1.7	mA	Vcc=3.6V,fscL=400kHz Random Read Current Read Sequential Read
Standby Current	Isb	_	_	2.0	μA	Vcc=3.6V,SDA,SCL=Vcc

♦DC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40~85°C, Vcc=1.7~3.6V)


O This product is not designed for protection against radioactive rays.

♦ MEMORY CEL	_ CHARACTERISTICS(Ta=25°C、Vcc=1.7~3.6V)
--------------	---

Parameter		Unit		
Parameter	Min.	Тур.	Max.	Unit
Write/Erase Cycle *1	100,000			cycle
Data Retention *1	40	—	—	year

*1:Not 100% TESTED





Drawing No:EX912-5031

(UNIT:mm)

Fig.-1 PHYSICAL DIMENSION (Unit : mm)

3/13



♦BLOCK DIAGRAM





Fig.-2 BLOCK DIAGRAM

TEST Pin Connect with GND



◇PIN CONFIGURATION



◇PIN NAME

Land No.	PIN NAME	I/O	FUNCTIONS
B3	Vcc	-	Power Supply
B2	GND	-	Ground (0V)
B1	TEST	IN	TEST Pin Connect with GND
A3	WP	IN	Write Protect Input
A2	SCL	IN	Serial Clock Input
A1	SDA	IN/OUT	Slave and Word Address, Serial Data Input, Serial Data Output



C OPERATING CHARACTERISTICS (Uni		e specii		- 40 0		0-1.7**	5.0 V /	
		FAST-MODE			STANDARD-MODE			
Parameter	Symbol	2.5V	≦Vcc≦	≦3.6V	1.7V	≦Vcc≦	≦3.6V	Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Clock Frequency	fSCL	_	_	400	_	_	100	kHz
Data Clock High Period	tHIGH	0.6	_	_	4.0	_	—	μs
Data Clock Low Period	tLOW	1.2	_	_	4.7	_	_	μs
SDA and SCL Rise Time *1	tR	_	_	0.3	_	_	1.0	μs
SDA and SCL Fall Time *1	tF	_	_	0.3	_	_	0.3	μs
Start Condition Hold Time	tHD:STA	0.6	_	_	4.0	_	_	μs
Start Condition Setup Time	tSU:STA	0.6	_	_	4.7	—	_	μs
Input Data Hold Time	tHD:DAT	0	_	_	0	_	_	ns
Input Data Setup Time	tSU:DAT	100	_	_	250	—	—	ns
Output Data Delay Time	tPD	0.1	_	0.9	0.2	—	3.5	μs
Output Data Hold Time	tDH	0.1	_	_	0.2	—	_	μs
Stop Condition Setup Time	tSU:STO	0.6	_	_	4.7	_	_	μs
Bus Free Time	tBUF	1.2	_	_	4.7	_	_	μs
Write Cycle Time	tWR	_	_	5	—	—	5	ms
Noise Spike Width (SDA and SCL)	tI	_	_	0.1	_	_	0.1	μs
WP Hold Time	tHD:WP	0	_	_	0	_	_	ns
WP Setup Time	tSU:WP	0.1	_	_	0.1	_	_	μs
WP High Period	tHIGH : WP	1.0	_	_	1.0	_	_	μs

♦ AC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40~85°C, Vcc=1.7~3.6V)

*1:Not 100% TESTED



♦ SYNCHRONOUS DATA TIMING




Fig.-4 SYNCHRONOUS DATA TIMING

OSDA data is latched into the chip at the rising edge of SCL clock. OOutput date toggles at the falling edge of SCL clock.

 $\diamondsuit {\sf WRITE}$ CYCLE TIMING




Fig.-5 WRITE CYCLE TIMING



◇WP TIMING




Fig.-6(a) WP TIMING OF THE WRITE OPERATION




Fig.-6(b) WP TIMING OF THE WRITE CANCEL OPERATION

OFor the WRITE operation, WP must be "LOW" during the period of time from the rising edge of the clock which takes in D0 of first byte until the end of twr. (See Fig.-6(a))

During this period, WRITE operation is canceled by setting WP "HIGH".(See Fig.-6(b))

OIn the case of setting WP "HIGH" during twn, WRITE operation is stopped in the middle and the data of accessing address is not guaranteed. Please write correct data again in the case.



♦ DEVICE OPERATION

OSTART CONDITION (RECOGNITION OF START BIT)

•All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH.

•The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. (See Fig.-4 SYNCHRONOUS DATA TIMING)

OSTOP CONDITION (RECOGNITION OF STOP BIT)

•All commands must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH.

(See Fig.-4 SYNCHRONOUS DATA TIMING)

ONOTICE ABOUT WRITE COMMAND

•In the case that stop condition is not excuted in WRITE mode, transferred data will not be written in a memory.

ODEVICE ADDRESSING

Following a START condition, the master output the slave address to be accessed.
The most significant four bits of the slave address are the "device type indentifier,"

for this device it is fixed as $\ \ \, "1010"$ and next three bit set to $\ \ \, "000".$

•The last bit of the stream $(R/\overline{W} \cdots READ/\overline{WRITE})$ determines the operation to be performed. When set to "1", a read operation is selected ; when set to "0", a write operation is selected.

 R/\overline{W} set to "0" \cdot \cdot \cdot \cdot \cdot \cdot WRITE (including word address input of Random Read) R/\overline{W} set to "1" \cdot \cdot \cdot \cdot \cdot \cdot READ

1010	0	0	0	R∕W
------	---	---	---	-----

OWRITE PROTECT (WP)

When WP pin set to VCC(H level), write protect is set for 4,096 words (all address). When WP pin set to GND(L level), it is enable to write 4,096 words (all address). Either control this pin or connect to GND (or Vcc). It is inhibited from being left unconnected.



OACKNOWLEDGE

- •Acknowledge is a software convention used to indicate successful data transfers.
- The transmitter device will release the bus after transmitting eight bits.
- (When inputting the slave address in the write or read operation, transmitter is μ -COM. When outputting the data in the read operation, it is this device.)
- •During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that the eight bits of data has been received.
- (When inputting the slave address in the write or read operation, receiver is this device. When outputting the data in the read operation, it is μ -COM.)
- •The device will respond with an Acknowledge after recognition of a START condition and its slave address (8bit).
- •In the WRITE mode, the device will respond with an Acknowledge, after the receipt of each subsequent 8-bit word (word address and write data).
- •In the READ mode, the device will transmit eight bit of data, release the SDA line, and monitor the line for an Acknowledge.
- •If an Acknowledge is detected, and no STOP condition is generated by the master, the device will continue to transmit the data.
- If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.

(See Fig.-7 ACKNOWLEDGE RESPONSE FROM RECEIVER)





Fig.-7 ACKNOWLEDGE RESPONSE FROM RECEIVER



♦BYTE WRITE



* : Don't care

Fig.-8 BYTE WRITE CYCLE TIMING

OBy using this command, the data is programed into the indicated word address. OWhen the master generates a STOP condition, the device begins the internal write cycle to the nonvolatile memory array.




Fig.-9 PAGE WRITE CYCLE TIMING

OThis device is capable of thirty-two byte Page Write operation.

OWhen two or more byte data are inputted, the five low order address(WA4~WA0) bits are in ternally incremented by one after the receipt of each word. The seven higher order bits of the address(WA4~WA0) remain constant.







Fig.-10 CURRENT READ CYCLE TIMING

- O In case that the previous operation is Random or Current Read (which includes Sequential Read respectively), the internal address counter is increased by one from the last accessed address (n). Thus Current Read outputs the data of the next word address (n+1).
 - If the last command is Byte or Page Write, the internal address counter stays at the last address (n). Thus Current Read outputs the data of the word address (n).
- OIf an Acknowledge is detected, and no STOP condition is generated by the master (μ -COM), the device will continue to transmit the data. [It can transmit all data (32kbit 4096word)]
- OIf an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.
- NOTE) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.



* : Don't care

Fig.-11 RANDOM READ CYCLE TIMING

- ORandom Read operation allows the master to access any memory location indicated word address.
- OIf an Acknowledge is detected, and no STOP condition is generated by the master (μ -COM),
- the device will continue to transmit the data. [It can transmit all data (32kbit 4096word)] OIf an Acknowledge is not detected, the device will terminate further data transmissions
- and await a STOP condition before returning to the standby mode.
- NOTE) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.






Fig.-12 SEQUENTIAL READ CYCLE TIMING (Current Read)

OOIf an Acknowledge is detected, and no STOP condition is generated by the master (µ-CO
 M), the device will continue to transmit the data. [It can transmit all data (32kbit 4096word)]
 OIf an Acknowledge is not detected, the device will terminate further data transmissions

and await a STOP condition before returning to the standby mode.

OThe Sequential Read operation can be performed with both Current Read and Random Read.

NOTE) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

	Notes
	g or reproduction of this document, in part or in whole, is permitted without the ROHM Co.,Ltd.
The conter	nt specified herein is subject to change for improvement without notice.
"Products"	nt specified herein is for the purpose of introducing ROHM's products (hereinafte). If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request.
illustrate th	of application circuits, circuit constants and any other information contained herein ne standard usage and operations of the Products. The peripheral conditions mus nto account when designing circuits for mass production.
However,	was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of sucl n, ROHM shall bear no responsibility for such damage.
examples implicitly, a other parti	cal information specified herein is intended only to show the typical functions of and of application circuits for the Products. ROHM does not grant you, explicitly o any license to use or exercise intellectual property or other rights held by ROHM and es. ROHM shall bear no responsibility whatsoever for any dispute arising from the in technical information.
equipment	cts specified in this document are intended to be used with general-use electronic or devices (such as audio visual equipment, office-automation equipment, commu evices, electronic appliances and amusement devices).
The Produ	cts specified in this document are not designed to be radiation tolerant.
	IM always makes efforts to enhance the quality and reliability of its Products, a ay fail or malfunction for a variety of reasons.
against the failure of a shall bear	sure to implement in your equipment using the Products safety measures to guard e possibility of physical injury, fire or any other damage caused in the event of the ny Product, such as derating, redundancy, fire control and fail-safe designs. ROHM no responsibility whatsoever for your use of any Product outside of the prescribed ot in accordance with the instruction manual.
system wh may result instrument fuel-contro any of the	cts are not designed or manufactured to be used with any equipment, device o ich requires an extremely high level of reliability the failure or malfunction of which in a direct threat to human life or create a risk of human injury (such as a medica t, transportation equipment, aerospace machinery, nuclear-reactor controller oller or other safety device). ROHM shall bear no responsibility in any way for use o Products for the above special purposes. If a Product is intended to be used for an ial purpose, please contact a ROHM sales representative before purchasing.
be controll	nd to export or ship overseas any Product or technology specified herein that may ed under the Foreign Exchange and the Foreign Trade Law, you will be required to rense or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/