

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com

CY7C68013A/CY7C68014A CY7C68015A/CY7C68016A

EZ-USB FX2LP USB Microcontroller High-Speed USB Peripheral Controller

Features

- USB 2.0 USB IF Hi-Speed certified (TID # 40460272)
- Single-chip integrated USB 2.0 transceiver, smart SIE, and enhanced 8051 microprocessor
- Fit-, form-, and function-compatible with the FX2 ❐ Pin-compatible0
	- ❐ Object-code-compatible
	- ❐ Functionally compatible (FX2LP is a superset)
- Ultra-low power: I_{CC} no more than 85 mA in any mode ❐ Ideal for bus- and battery-powered applications
- Software: 8051 code runs from: ❐ Internal RAM, which is downloaded through USB ❐ Internal RAM, which is loaded from EEPROM ❐ External memory device (128-pin package)
- 16 KB of on-chip code/data RAM
- Four programmable BULK, INTERRUPT, and ISOCHRONOUS endpoints ❐ Buffering options: Double, triple, and quad
- Additional programmable (BULK/INTERRUPT) 64-byte endpoint
- 8-bit or 16-bit external data interface
- Smart media standard ECC generation
- GPIF™ (general programmable interface)
	- ❐ Enables direct connection to most parallel interfaces
	- ❐ Programmable waveform descriptors and configuration registers to define waveforms
	- ❐ Supports multiple ready (RDY) inputs and control (CTL) outputs
- Integrated, industry-standard, enhanced 8051
	- ❐ 48-MHz, 24-MHz, or 12-MHz CPU operation
	- ❐ Four clocks per instruction cycle
	- ❐ Two USARTs
	- ❐ Three counter/timers
	- ❐ Expanded interrupt system
	- ❐ Two data pointers
- 3.3-V operation with 5-V tolerant inputs
- Vectored USB interrupts and GPIF/FIFO interrupts
- Separate data buffers for the setup and data portions of a CONTROL transfer
- **■** Integrated I²C controller; runs at 100 or 400 kHz^{[[1\]](#page-1-0)}
- Four integrated FIFOs
	- ❐ Integrated glue logic and FIFOs lower system cost
	- ❐ Automatic conversion to and from 16-bit buses
	- ❐ Master or slave operation
	- ❐ Uses external clock or asynchronous strobes
	- ❐ Easy interface to ASIC and DSP ICs
- Available in commercial and industrial temperature grades (all packages except VFBGA)

Features (CY7C68013A/14A only)

- CY7C68014A: Ideal for battery-powered applications □ Suspend current: 100 µA (typ)
- CY7C68013A: Ideal for nonbattery-powered applications \Box Suspend current: 300 μ A (typ)
- Available in five Pb-free packages with up to 40 GPIOs ❐ 128-pin TQFP (40 GPIOs), 100-pin TQFP (40 GPIOs), 56-pin QFN (24 $GPIOs$), 56-pin $SSOP$ (24 $GPIOs$), and 56-pin VFBGA (24 GPIOs)

Features (CY7C68015A/16A only)

- CY7C68016A: Ideal for battery-powered applications □ Suspend current: 100 µA (typ)
- CY7C68015A: Ideal for nonbattery-powered applications \Box Suspend current: 300 μ A (typ)
- Available in Pb-free 56-pin QFN package (26 GPIOs)
- Two more GPIOs than CY7C68013A/14A enabling additional features in the same footprint

Functional Description

For a complete list of related resources, click [here.](http://www.cypress.com/?id=193)

Notes

1. The actual I²C clock frequency will be different. The measured I²C clock frequency when set for 100 kHz and 400 kHz is around 85 kHz and 300 kHz respectively.
2. For information on silicon errata, see "Errata" on

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 38-08032 Rev. AD Revised April 30, 2021

More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the application note [AN65209 - Getting](http://www.cypress.com/?rID=48371) [Started with FX2LP.](http://www.cypress.com/?rID=48371)

- Overview: [USB Portfolio](http://www.cypress.com/?id=167), [USB Roadmap](http://www.cypress.com/?rID=94780)
- USB 2.0 Product Selectors: [FX2LP,](http://www.cypress.com/?id=193) [AT2LP](http://www.cypress.com/?id=191), [NX2LP-Flex,](http://www.cypress.com/?id=196) [SX2](http://www.cypress.com/?id=4242)
- Application notes: Cypress offers a large number of USB application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with FX2LP are:
	- ❐ [AN65209](http://www.cypress.com/?rID=48371) Getting Started with FX2LP
	- ❐ [AN15456](http://www.cypress.com/?rID=12956) Guide to Successful EZ-USB® FX2LP™ and EZ-USB FX1™ Hardware Design and Debug
	- ❐ [AN50963](http://www.cypress.com/?rID=34253) EZ-USB® FX1™/FX2LP™ Boot Options
	- ❐ [AN66806](http://www.cypress.com/?rID=12937) EZ-USB® FX2LP™ GPIF Design Guide
	- ❐ [AN61345](http://www.cypress.com/?rID=43046) Implementing an FX2LP™- FPGA Interface
	- ❐ [AN57322](http://www.cypress.com/?rID=39392) Interfacing SRAM with FX2LP over GPIF
	- ❐ [AN4053](http://www.cypress.com/?rID=12967) Streaming Data through Isochronous/Bulk End-points on EZ-USB® FX2 and EZUSB FX2LP
	- ❐ [AN63787](http://www.cypress.com/?rID=45850) EZ-USB® FX2LP™ GPIF and Slave FIFO Configuration Examples using 8-bit Asynchronous Interface

For complete list of Application notes, [click here](http://www.cypress.com/?id=193&rtID=76).

- Code Examples: ❐ [USB Hi-Speed](http://www.cypress.com/?rID=101782)
- Technical Reference Manual (TRM): ❐ [EZ-USB FX2LP Technical Reference Manual](http://www.cypress.com/?rID=38232)
- Reference Designs:
	- ❐ [CY4661 External USB Hard Disk Drives \(HDD\) with](http://www.cypress.com/?rID=14410) Fingerprint Authentication Security
	- ❐ [FX2LP DMB-T/H TV Dongle reference design](http://www.cypress.com/?rID=37775)
- Models: [IBIS](http://www.cypress.com/?rID=17569)

EZ-USB FX2LP Development Kit

The [CY3684 EZ-USB FX2LP Development Kit](http://www.cypress.com/?rID=14321) is a complete development resource for FX2LP.

The [CY3689 EZ-USB FX2LP Discovery Kit](https://www.cypress.com/documentation/development-kitsboards/cy3689-ez-usb-fx2lp-discovery-kit) is a newly designed kit that helps beginners and experienced users to implement different applications using FX2LP

The development kit contains collateral materials for the firmware, hardware, and software aspects of a design using FX2LP.

GPIF™ Designer

FX2LP™ General Programmable Interface (GPIF) provides an independent hardware unit, which creates the data and control signals required by an external interface. FX2LP GPIF Designer allows users to create and modify GPIF waveform descriptors for EZ-USB FX2/ FX2LP family of chips using a graphical user interface. Extensive discussion of general GPIF discussion and programming using GPIF Designer is included in *[FX2LP](http://www.cypress.com/?rID=38232) [Technical Reference Manual](http://www.cypress.com/?rID=38232)* and *GPIF Designer User Guide*, distributed with GPIF Designer. *[AN66806](http://www.cypress.com/?rID=12937) - Getting Started with EZ-USB® FX2LP*™ *GPIF* can be a good starting point.

Logic Block Diagram

Cypress's EZ-USB® FX2LP*™* (CY7C68013A/14A) is a low-power version of the EZ-USB FX2*™* (CY7C68013), which is a highly integrated, low-power USB 2.0 microcontroller. By integrating the USB 2.0 transceiver, serial interface engine (SIE), enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a cost-effective solution that provides superior time-to-market advantages with low power to enable bus-powered applications.

The ingenious architecture of FX2LP results in data transfer rates of over 53 Mbytes per second (the maximum allowable USB 2.0 bandwidth), while still using a low-cost 8051 microcontroller in a package as small as a 56 VFBGA (5 mm × 5 mm). Because it incorporates the USB 2.0 transceiver, the FX2LP is more economical, providing a smaller-footprint solution than a USB 2.0 SIE or external transceiver implementations. With EZ-USB FX2LP, the Cypress Smart SIE handles most of the USB 1.1 and 2.0 protocol in hardware, freeing the embedded microcontroller for application-specific functions and decreasing the development time to ensure USB compatibility.

The general programmable interface (GPIF) and Master/Slave Endpoint FIFO (8-bit or 16-bit data bus) provide an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP, PCMCIA, and most DSP/processors.

The FX2LP draws less current than the FX2 (CY7C68013), has double the on-chip code/data RAM, and is fit, form, and function compatible with the 56-, 100-, and 128-pin FX2.

Five packages are defined for the family: 56-ball VFBGA, 56-pin SSOP, 56-pin QFN, 100-pin TQFP, and 128-pin TQFP.

Contents

Applications

- Portable video recorder
- MPFG/TV conversion
- DSL modems
- ATA interface
- Memory card readers
- Legacy conversion devices
- Cameras
- Scanners
- Wireless LAN
- MP3 players
- Networking

The "Reference Designs" section of the [Cypress web site](http://www.cypress.com) [provides additional tools for typical USB 2.0 applications. Each](www.cypress.com) reference design comes complete with firmware source and object code, schematics, and documentation. Visit www.cypress.com for more information.

Functional Overview

USB Signaling Speed

FX2LP operates at two of the three rates defined in the USB Specification Revision 2.0, dated April 27, 2000:

- Full speed, with a signaling bit rate of 12 Mbps
- High speed, with a signaling bit rate of 480 Mbps

FX2LP does not support the Low Speed signaling mode of 1.5 Mbps.

8051 Microprocessor

The 8051 microprocessor embedded in the FX2LP family has 256 bytes of register RAM, an expanded interrupt system, three timer/counters, and two USARTs.

8051 Clock Frequency

FX2LP has an on-chip oscillator circuit that uses an external 24-MHz (±100 ppm) crystal with the following characteristics:

- Parallel resonant
- Fundamental mode
- 500-uW drive level
- 12-pF (5% tolerance) load capacitors

An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz, as required by the transceiver/PHY; internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by the 8051 through the CPUCS register, dynamically.

12-pF capacitor values assume a trace capacitance of 3 pF per side on a four-layer FR4 PCA

The CLKOUT pin, which can be three-stated and inverted using internal control bits, outputs the 50% duty cycle 8051 clock, at the selected 8051 clock frequency: 48 MHz, 24 MHz, or 12 MHz.

USARTs

FX2LP contains two standard 8051 USARTs, addressed through Special Function Register (SFR) bits. The USART interface pins are available on separate I/O pins, and are not multiplexed with port pins.

UART0 and UART1 can operate using an internal clock at 230 KBaud with no more than 1% baud rate error. 230 KBaud operation is achieved by an internally derived clock source that generates overflow pulses at the appropriate time. The internal clock adjusts for the 8051 clock rate (48 MHz, 24 MHz, and 12 MHz) such that it always presents the correct frequency for
the 230-KBaud operation^{[[3\]](#page-5-5)}.

Special Function Registers

Certain 8051 SFR addresses are populated to provide fast access to critical FX2LP functions. These SFR additions are shown in [Table 1 on page 6](#page-6-4). Bold type indicates nonstandard, enhanced 8051 registers. The two SFR rows that end with "0" and "8" contain bit-addressable registers. The four I/O ports A to D use the SFR addresses used in the standard 8051 for ports 0 to 3, which are not implemented in FX2LP. Because of the faster and more efficient SFR addressing, the FX2LP I/O ports are not addressable in external RAM space (using the MOVX instruction).

I ²C Bus

FX2LP supports the I²C bus as a master only at 100/400 kHz^{[\[4](#page-5-6)]}. SCL and SDA pins have open-drain outputs and hysteresis inputs. These signals must be pulled up to 3.3 V, even if no I^2C device is connected.

Buses

All packages, 8-bit or 16-bit "FIFO" bidirectional data bus, multiplexed on I/O ports B and D. 128-pin package: adds 16-bit output-only 8051 address bus, 8-bit bidirectional data bus.

Notes

3. 115-KBaud operation is also possible by programming the 8051 SMOD0 or SMOD1 bits to a "1" for UART0, UART1, or both respectively.

4. The actual I²C clock frequency will be different.The measured I²C clock frequency when set for 100 kHz and 400 kHz is around 85 kHz and 300 kHz respectively.

Table 1. Special Function Registers

USB Boot Methods

During the power-up sequence, internal logic checks the I²C port for the connection of an EEPROM whose first byte is either 0xC0 or 0xC2. If found, it uses the VID/PID/DID values in the EEPROM in place of the internally stored values (0xC0), or it boot-loads the EEPROM contents into internal RAM (0xC2). If no EEPROM is detected, FX2LP enumerates using internally stored descriptors. The default ID values for FX2LP are VID/PID/DID (0x04B4, 0x8613, 0xAxxx where xxx = Chip revision) $^{[5]}$ $^{[5]}$ $^{[5]}$.

Table 2. Default ID Values for FX2LP

ReNumeration

Because the FX2LP's configuration is soft, one chip can take on the identities of multiple distinct USB devices.

When first plugged into USB, the FX2LP enumerates automatically and downloads firmware and USB descriptor tables over the USB cable. Next, the FX2LP enumerates again, this time as a device defined by the downloaded information. This patented two step process called ReNumeration*™* happens instantly when the device is plugged in, without a hint that the initial download step has occurred.

Two control bits in the USBCS (USB Control and Status) register control the ReNumeration process: DISCON and RENUM. To simulate a USB disconnect, the firmware sets DISCON to 1. To reconnect, the firmware clears DISCON to 0.

Before reconnecting, the firmware sets or clears the RENUM bit to indicate whether the firmware or the Default USB Device handles device requests over endpoint zero: if RENUM = 0, the Default USB Device handles device requests; if RENUM = 1, the firmware services the requests.

Bus-Powered Applications

The FX2LP fully supports bus-powered designs by enumerating with less than 100 mA as required by the USB 2.0 specification.

Interrupt System

INT2 Interrupt Request and Enable Registers

FX2LP implements an autovector feature for INT2 and INT4. There are 27 INT2 (USB) vectors, and 14 INT4 (FIFO/GPIF) vectors. See EZ-USB Technical Reference Manual (TRM) for more details.

USB Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. To save the code and processing time that is required to identify the individual USB interrupt source, the FX2LP provides a second level of interrupt vectoring, called Autovectoring. When a USB interrupt is asserted, the FX2LP pushes the program counter to its stack, and then jumps to the address 0x0043 where it expects to find a "jump" instruction to the USB interrupt service routine.

Note

5. The I2C bus SCL and SDA pins must be pulled up, even if an EEPROM is not connected. Otherwise this detection method does not work properly.

The FX2LP jump instruction is encoded as follows:

Table 3. INT2 USB Interrupts

If Autovectoring is enabled (AV2EN = 1 in the INTSET-UP register), the FX2LP substitutes its INT2VEC byte. Therefore, if the high byte ("page") of a jump table address is preloaded at the location 0x0044, the automatically inserted INT2VEC byte at 0x0045 directs the jump to the correct address out of the 27 addresses within the page.

FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB interrupt sources, the FIFO/GPIF interrupt is shared among 14 individual FIFO/GPIF sources. The FIFO/GPIF Interrupt, similar to the USB Interrupt, can employ autovectoring.

[Table 4](#page-8-0) shows the priority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Priority	INT4VEC Value	Source	Notes	
	80	EP2PF	Endpoint 2 programmable flag	
$\overline{2}$	84	EP4PF	Endpoint 4 programmable flag	
3	88	EP6PF	Endpoint 6 programmable flag	
4	8C	EP8PF	Endpoint 8 programmable flag	
5	90	EP2EF	Endpoint 2 empty flag [6]	
6	94	EP4EF	Endpoint 4 empty flag	
7	98	EP6EF	Endpoint 6 empty flag	
8	9C	EP8EF	Endpoint 8 empty flag	
9	A0	EP2FF	Endpoint 2 full flag	
10	A4	EP4FF	Endpoint 4 full flag	
11	A8	EP6FF	Endpoint 6 full flag	
12	AC.	EP8FF	Endpoint 8 full flag	
13	B ₀	GPIFDONE	GPIF operation complete	
14	B4	GPIFWF	GPIF waveform	

Table 4. Individual FIFO/GPIF Interrupt Sources

If Autovectoring is enabled (AV4EN = 1 in the INTSET-UP register), the FX 2LP substitutes its INT4VEC byte. Therefore, if the high byte ("page") of a jump-table address is preloaded at location 0x0054, the automatically inserted INT4VEC byte at 0x0055 directs the jump to the correct address out of the 14 addresses within the page. When the ISR occurs, the FX2LP pushes the program counter to its stack then jumps to address 0x0053, where it expects to find a "jump" instruction to the interrupt service routine (ISR).

Note

^{6.} Errata: In Slave FIFO Asynchronous Word Wide mode, if a single word data is transferred from the USB host to EP2, configured as OUT Endpoint (EP) in the first transaction, then the Empty flag behaves incorrectly. This does not happen if the data size is more than one word in the first transaction. For more information, see the [Errata on page 68](#page-68-0).

Reset and Wakeup

Reset Pin

The input pin, RESET#, resets the FX2LP when asserted. This pin has hysteresis and is active LOW. When a crystal is used with the CY7C680xxA, the reset period must enable stabilization of the crystal and the PLL. This reset period must be approximately 5 ms after VCC reaches 3.0 V. If the crystal input pin is driven by a clock signal, the internal PLL stabilizes in 200 μ s after VCC has reached $\check{3}.0~\dot{\mathrm{V}}^{[7]}.$ $\check{3}.0~\dot{\mathrm{V}}^{[7]}.$ $\check{3}.0~\dot{\mathrm{V}}^{[7]}.$

 $V_{\rm II}$ 0V 3.3V 3.0V $\mathsf{T}_{\mathsf{RESET}}$ **VCC** RESET# Power on Reset

Table 5. Reset Timing Values

[Figure 2](#page-9-1) shows a power-on reset condition and a reset applied during operation. A power-on reset is defined as the time reset that is asserted while power is being applied to the circuit. A powered reset is when the FX2LP is powered on and operating and the RESET# pin is asserted.

Cypress provides an application note which describes and recommends power-on reset implementation. For more information about reset implementation for the FX2 family of products, visit [http://www.cypress.com.](http://www.cypress.com)

Figure 2. Reset Timing Plots

Wakeup Pins

The 8051 puts itself and the rest of the chip into a power-down mode by setting PCON.0 = 1. This stops the oscillator and PLL. When WAKEUP is asserted by external logic, the oscillator restarts after the PLL stabilizes, and the 8051 receives a wakeup interrupt. This applies irrespective of whether FX2LP is connected to the USB.

The FX2LP exits the power-down (USB suspend) state by using one of the following methods:

- USB bus activity (if D+/D– lines are left floating, noise on these lines may indicate activity to the FX2LP and initiate a wakeup)
- External logic asserts the WAKEUP pin
- External logic asserts the PA3/WU2 pin

The second wakeup pin, WU2, can also be configured as a general-purpose I/O pin. This enables a simple external R-C network to be used as a periodic wakeup source. WAKEUP is by default active LOW.

Program/Data RAM

Size

The FX2LP has 16 KB of internal program/data RAM, where PSEN#/RD# signals are internally ORed to enable the 8051 to access it as both program and data memory. No USB control registers appears in this space.

Two memory maps are shown in the following diagrams:

[Figure 3](#page-10-2) shows the Internal Code Memory, $EA = 0$.

[Figure 4 on page 11](#page-11-0) shows the External Code Memory, EA = 1.

Internal Code Memory, EA = 0

This mode implements the internal 16 KB block of RAM (starting at 0) as combined code and data memory. When external RAM or ROM is added, the external read and write strobes are suppressed for memory spaces that exist inside the chip. This enables the user to connect a 64 KB memory without requiring address decodes to keep clear of internal memory spaces.

Only the internal 16 KB and scratch pad 0.5 KB RAM spaces have the following access:

- USB download
- USB upload
- Setup data pointer
- I²C interface boot load

External Code Memory, EA = 1

The bottom 16 KB of program memory is external and therefore the bottom 16 KB of internal RAM is accessible only as a data memory.

Figure 3. Internal Code Memory, EA = 0

*SUDPTR, USB upload/download, I²C interface boot access

Figure 4. External Code Memory, EA = 1

*SUDPTR, USB upload/download, I2C interface boot access

Register Addresses

Endpoint RAM

Size

- \blacksquare 3 × 64 bytes (Endpoints 0 and 1)
- \blacksquare 8 × 512 bytes (Endpoints 2, 4, 6, 8)

Organization

- EP0
- Bidirectional endpoint zero, 64-byte buffer
- EP1IN, EP1OUT
- 64 byte buffers, bulk or interrupt
- EP2, 4, 6, 8
- Eight 512-byte buffers, bulk, interrupt, or isochronous. EP4 and EP8 can be double buffered; EP2 and 6 can be either double, triple, or quad buffered. For Hi-Speed endpoint configuration options, see [Figure 5.](#page-13-1)

Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

Endpoint Configurations (Hi-Speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT.

The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in the Full-Speed BULK mode, only the first 64 bytes of each buffer are used. For example, in Hi-Speed mode, the max packet size is 512 bytes, but in Full-Speed mode, it is 64 bytes. Even though a buffer is configured to a 512-byte buffer, in Full-Speed mode, only the first 64 bytes are used. The unused endpoint buffer space is not available for other operations. An example endpoint configuration is the EP2–1024 double-buffered; EP6–512 quad-buffered (column 8).

Figure 5. Endpoint Configuration

Default Full-Speed Alternate Settings

Table 6. Default Full Speed Alternate Settings[\[8,](#page-14-0) [9\]](#page-14-1)

Default High Speed Alternate Settings

Table 7. Default Hi-Speed Alternate Settings[[8,](#page-14-0) [9\]](#page-14-1)

Notes
8. "0" means "not implemented."
9. "2×" means "double buffered."

10. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1.

External FIFO Interface

Architecture

The FX2LP slave FIFO architecture has eight 512-byte blocks in the endpoint RAM that directly serve as FIFO memories and are controlled by FIFO control signals (such as IFCLK, SLCS#, SLRD, SLWR, SLOE, PKTEND, and flags).

In operation, some of the eight RAM blocks fill or empty from the SIE, while the others are connected to the I/O transfer logic. The transfer logic takes two forms: the GPIF for internally generated control signals and the slave FIFO interface for externally controlled transfers.

Master/Slave Control Signals

The FX2LP endpoint FIFOs are implemented as eight physically distinct 256×16 RAM blocks. The 8051/SIE can switch any of the RAM blocks between two domains, the USB (SIE) domain and the 8051-I/O Unit domain. This switching is done virtually instantaneously, giving essentially zero transfer time between "USB FIFOs" and "Slave FIFOs." Because they are physically the same memory, no bytes are actually transferred between buffers.

At any time, some RAM blocks are filling/emptying with the USB data under SIE control, while other RAM blocks are available to the 8051, the I/O control unit, or both. The RAM blocks operates as single-port in the USB domain, and dual-port in the 8051-I/O domain. The blocks can be configured as single-, double-, triple-, or quad-buffered as previously shown.

The I/O control unit implements either an internal master (M for Master) or external master (S for Slave) interface.

In Master (M) mode, the GPIF internally controls FIFOADR[1..0] to select a FIFO. The RDY pins (two in the 56-pin package, six in the 100-pin and 128-pin packages) can be used as flag inputs from an external FIFO or other logic if desired. The GPIF can be run from either an internally derived clock or externally supplied clock (IFCLK), at a rate that transfers data up to 96 MBytes/s (48 Hz IFCLK with 16-bit interface).

In the Slave (S) mode, FX2LP accepts either an internally derived clock or externally supplied clock (IFCLK, max frequency 48 MHz) and SLCS#, SLRD, SLWR, SLOE, PKTEND signals from external logic. When using an external IFCLK, the external clock must be present before switching to the external clock with the IFCLKSRC bit. Each endpoint can individually be selected for byte or word operation by an internal configuration bit and a Slave FIFO Output Enable signal (SLOE) that enables data of the selected width. External logic must ensure that the output enable signal is inactive when writing data to a slave FIFO. The slave interface can also operate asynchronously, where the SLRD and SLWR signals act directly as strobes, rather than a clock qualifier as in synchronous mode. The signals SLRD, SLWR, SLOE, and PKTEND are gated by the signal SLCS#.

GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for the internally supplied interface clock: 30 MHz and 48 MHz.

Alternatively, an externally supplied clock of 5 MHz–48 MHz feeding the IFCLK pin can be used as the interface clock. IFCLK can be configured to function as an output clock when the GPIF and FIFOs are internally clocked. An output enable bit in the IFCONFIG register turns this clock output off, if desired. Another bit within the IFCONFIG register inverts the IFCLK signal whether internally or externally sourced.

GPIF

The GPIF is a flexible 8-bit or 16-bit parallel interface driven by a user-programmable finite state machine. It enables the CY7C68013A/15A to perform local bus mastering and can implement a wide variety of protocols such as ATA interface, printer parallel port, and Utopia.

The GPIF has six programmable control outputs (CTL), nine address outputs (GPIFADRx), and six general-purpose ready inputs (RDY). The data bus width can be 8 or 16 bits. Each GPIF vector defines the state of the control outputs, and determines what state a ready input (or multiple inputs) must be before proceeding. The GPIF vector can be programmed to advance a FIFO to the next data value, advance an address, etc. A sequence of the GPIF vectors make up a single waveform that is executed to perform the desired data move between the FX2LP and the external device.

Six Control OUT Signals

The 100-pin and 128-pin packages bring out all six Control Output pins (CTL0-CTL5). The 8051 programs the GPIF unit to define the CTL waveforms. The 56-pin package brings out three of these signals, CTL0–CTL2. CTLx waveform edges can be programmed to make transitions as fast as once per clock (20.8 ns using a 48-MHz clock).

Six Ready IN Signals

The 100-pin and 128-pin packages bring out all six Ready inputs (RDY0–RDY5). The 8051 programs the GPIF unit to test the RDY pins for GPIF branching. The 56-pin package brings out two of these signals, RDY0–1.

Nine GPIF Address OUT Signals

Nine GPIF address lines are available in the 100-pin and 128-pin packages, GPIFADR[8..0]. The GPIF address lines enable indexing through up to a 512-byte block of RAM. If more address lines are needed, then I/O port pins are used.

Long Transfer Mode

In the master mode, the 8051 appropriately sets GPIF transaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1, or GPIFTCB0) for unattended transfers of up to 2³² transactions. The GPIF automatically throttles data flow to prevent under or overflow until the full number of requested transactions complete. The GPIF decrements the value in these registers to represent the current status of the transaction.

ECC Generation

The EZ-USB can calculate ECCs (Error Correcting Codes)^{[\[11\]](#page-16-4)} on data that passes across its GPIF or Slave FIFO interfaces. There are two ECC configurations: Two ECCs, each calculated over 256 bytes (SmartMedia Standard); and one ECC calculated over 512 bytes.

The ECC can correct any one-bit error or detect any two-bit error.

ECC Implementation

The two ECC configurations are selected by the ECCM bit:

ECCM = 0

Two 3-byte ECCs, each calculated over a 256-byte block of data. This configuration conforms to the SmartMedia Standard.

Write any value to ECCRESET, then pass data across the GPIF or Slave FIFO interface. The ECC for the first 256 bytes of data is calculated and stored in ECC1. The ECC for the next 256 bytes is stored in ECC2. After the second ECC is calculated, the values in the ECCx registers do not change until ECCRESET is written again, even if more data is subsequently passed across the interface.

ECCM = 1

One 3-byte ECC calculated over a 512-byte block of data.

Write any value to ECCRESET then pass data across the GPIF or Slave FIFO interface. The ECC for the first 512 bytes of data is calculated and stored in ECC1; ECC2 is unused. After the ECC is calculated, the values in ECC1 do not change even if more data is subsequently passed across the interface, till ECCRESET is written again.

USB Uploads and Downloads

The core has the ability to directly edit the data contents of the internal 16-KB RAM and of the internal 512-byte scratch pad RAM via a vendor-specific command. This capability is normally used when soft downloading the user code and is available only to and from the internal RAM, only when the 8051 is held in reset. The available RAM spaces are 16 KB from 0x0000–0x3FFF (code/data) and 512 bytes from 0xE000–0xE1FF (scratch pad
data RAM)^{[[12\]](#page-16-6)}.

Autopointer Access

FX2LP provides two identical autopointers. They are similar to the internal 8051 data pointers but with an additional feature: they can optionally increment after every memory access. This capability is available to and from both internal and external RAM. Autopointers are available in external FX2LP registers under the control of a mode bit (AUTOPTRSET-UP.0). Using the external FX2LP autopointer access (at 0xE67B–0xE67C) enables the autopointer to access all internal and external RAM to the part.

Also, autopointers can point to any FX2LP register or endpoint buffer space. When the autopointer access to external memory is enabled, locations 0xE67B and 0xE67C in XDATA and code space cannot be used.

I ²C Controller

FX2LP has one I^2C port that is driven by two internal controllers, the one that automatically operates at boot time to load VID/PID/DID and configuration information, and another that the 8051 uses when running to control external I²C devices. The I²C port operates in master mode only.

I ²*C Port Pins*

The I^2C pins SCL and SDA must have external 2.2-k Ω pull-up resistors even if no EEPROM is connected to the FX2LP. External EEPROM device address pins must be configured properly. See [Table 8](#page-16-7) for configuring the device address pins.

Table 8. Strap Boot EEPROM Address Lines to These Values

Bytes	Example EEPROM	A ₂	A ₁	A ₀
16	24LC00 ^[13]	N/A	N/A	N/A
128	24LC01	O		
256	24LC02	U		
4K	24LC32			
8K	24LC64	U		
16K	24LC128			

I ²*C Interface Boot Load Access*

At power-on reset, the I^2C interface boot loader loads the VID/PID/DID configuration bytes and up to 16 KB of program/data. The available RAM spaces are 16 KB from 0x0000–0x3FFF and 512 bytes from 0xE000–0xE1FF. The 8051 is in reset. I^2C interface boot loads only occur after power-on reset.

I ²*C Interface General-Purpose Access*

The 8051 can control peripherals connected to the 1^2C bus using the I2CTL and I2DAT registers. FX2LP provides I²C master control only; it is never an I^2C slave.

Notes

^{11.} To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.

^{12.} After the data is downloaded from the host, a "loader" can execute from internal RAM to transfer downloaded data to external memory.

^{13.} This EEPROM does not have address pins.

Compatible with Previous Generation EZ-USB FX2

The EZ-USB FX2LP is form-, fit-, and with minor exceptions, functionally-compatible with its predecessor, the EZ-USB FX2. This makes for an easy transition for designers wanting to upgrade their systems from the FX2 to the FX2LP. The pinout and package selection are identical and a vast majority of firmware previously developed for the FX2 functions in the FX2LP.

For designers migrating from the FX2 to the FX2LP, a change in the bill of material and review of the memory allocation (due to increased internal memory) is required. For more information about migrating from EZ-USB FX2 to EZ-USB FX2LP, see the application note titled *Migrating from EZ-USB FX2 to EZ-USB FX2LP* available in the [Cypress web site.](http://www.cypress.com)

Table 9. Part Number Conversion Table

CY7C68013A/14A and CY7C68015A/16A Differences

CY7C68013A is identical to CY7C68014A in form, fit, and functionality. CY7C68015A is identical to CY7C68016A in form, fit, and functionality. CY7C68014A and CY7C68016A have a lower suspend current than CY7C68013A and CY7C68015A respectively and are ideal for power-sensitive battery applications.

CY7C68015A and CY7C68016A are available in 56-pin QFN package only. Two additional GPIO signals are available on the CY7C68015A and CY7C68016A to provide more flexibility when neither IFCLK or CLKOUT are needed in the 56-pin package.

USB developers wanting to convert their FX2 56-pin application to a bus-powered system directly benefit from these additional signals. The two GPIOs give developers the signals they need for the power-control circuitry of their bus-powered application without pushing them to a high-pincount version of FX2LP.

The CY7C68015A is only available in the 56-pin QFN package

Table 10. CY7C68013A/14A and CY7C68015A/16A Pin Differences

Pin Assignments

[Figure 6 on page 19](#page-19-0) identifies all signals for the five package types. The following pages illustrate the individual pin diagrams, plus a combination diagram showing which of the full set of signals are available in the 128-pin, 100-pin, and 56-pin packages.

The signals on the left edge of the 56-pin package in [Figure 6](#page-19-0) [on page 19](#page-19-0) are common to all versions in the FX2LP family with the noted differences between the CY7C68013A/14A and the CY7C68015A/16A.

Three modes are available in all package versions: Port, GPIF master, and Slave FIFO. These modes define the signals on the right edge of the diagram. The 8051 selects the interface mode using the IFCONFIG[1:0] register bits. Port mode is the power on default configuration.

The 100-pin package adds functionality to the 56-pin package by adding these pins:

- PORTC or alternate GPIFADR[7:0] address signals
- PORTE or alternate GPIFADR[8] address signal and seven additional 8051 signals
- Three GPIF Control signals
- Four GPIF Ready signals
- Nine 8051 signals (two USARTs, three timer inputs, INT4, and INT5#)
- BKPT, RD#, WR#.

The 128-pin package adds the 8051 address and data buses plus control signals. Note that two of the required signals, RD# and WR#, are present in the 100-pin version.

In the 100-pin and 128-pin versions, an 8051 control bit can be set to pulse the RD# and WR# pins when the 8051 reads from/writes to PORTC. This feature is enabled by setting the PORTCSTB bit in the CPUCS register.

[PORTC Strobe Feature Timings on page 46](#page-46-0) displays the timing diagram of the read and write strobing function on accessing PORTC.

Figure 9. CY7C68013A/CY7C68014A 56-Pin SSOP Pin Assignment

CY7C68013A/CY7C68014A 56-pin SSOP

* denotes programmable polarity

Figure 10. CY7C68013A/14A/15A/16A 56-Pin QFN Pin Assignment

* denotes programmable polarity ** denotes CY7C68015A/CY7C68016A pinout

Figure 11. CY7C68013A 56-pin VFBGA Pin Assignment – Top View

CY7C68013A/15A Pin Descriptions

Table 11. FX2LP Pin Descriptions[\[14](#page-25-1)]

Notes

14. Unused inputs must not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power up and in
standby. Note also that no pins should be driven while the d

15. The Reset column indicates the state of signals during reset (RESET# asserted) or during Power on Reset (POR).

Register Summary

FX2LP register bit definitions are described in the FX2LP TRM in greater detail.

Table 12. FX2LP Register Summary

Note

16. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay."

Table 12. FX2LP Register Summary (continued)

Notes
 17. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay".
18. The register can only be reset; it cannot be set.

Notes

19. The register can only be reset; it cannot be set. 20. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay".

Note

21. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay".

Note 22. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay".

Notes 23. If no EEPROM is detected by the SIE then the default is 00000000. 24. SFRs not part of the standard 8051 architecture.

R = all bits read-only

 $W =$ all bits write-only

r = read-only bit

w = write-only bit

b = both read/write bit

Notes

25. SFRs not part of the standard 8051 architecture.
26. Read and writes to these registers may require synchronization delay; see Technical Reference Manual for "Synchronization Delay".

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Operating Conditions

Thermal Characteristics

Maximum junction temperature 125 °C

The following table displays the thermal characteristics of various packages:

Table 13. Thermal Characteristics

The junction temperature θ_j , can be calculated using the following equation: θ_j = P* $\theta_{\sf Ja}$ + $\theta_{\sf a}$ Where,

P = Power

 θ_{Ja} = Junction to ambient temperature (θ_{Jc} + θ_{Ca})

 θ_{a} = Ambient temperature (70 °C)

The case temperature $\theta_{\rm c}$, can be calculated using the following equation: $\theta_{\rm c}$ = P* $\theta_{\rm Ca}$ + $\theta_{\rm a}$

where,

P = Power

 θ_{Ca} = Case to ambient temperature

 θ_{a} = Ambient temperature (70 °C)

DC Electrical Characteristics

Table 14. DC Characteristics

USB Transceiver

USB 2.0 compliant in Full Speed and Hi-Speed modes.

AC Electrical Characteristics

USB Transceiver

USB 2.0 compliant in Full-Speed and Hi-Speed modes.

Program Memory Read

Figure 12. Program Memory Read Timing Diagram

Table 15. Program Memory Read Parameters

Notes

29. CLKOUT is shown with positive polarity.

30. t_{ACC1} is computed from these parameters as follows:
 $t_{\text{ACC1}}(24 \text{ MHz}) = 3 \cdot t_{\text{CL}} - t_{\text{AV}} - t_{\text{DSU}} = 106 \text{ ns}.$
 $t_{\text{ACC1}}(48 \text{ MHz}) = 3 \cdot t_{\text{CL}} - t_{\text{AV}} - t_{\text{DSU}} = 43 \text{ ns}.$

Data Memory Read[[31\]](#page-44-1)

Figure 13. Data Memory Read Timing Diagram

Table 16. Data Memory Read Parameters

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is only active while either RD# or WR# is active. The address of AUTOPTR2 is active throughout the cycle and meets the address valid time for which is based on the stretch value.

Notes

31. The stretch memory cycle feature enables EZ-USB firmware to adjust the speed of data memory accesses not the program memory accesses. Details including typical
strobe width timings can be found in the section 12.1.2 of

32. t_{ACC2} and t_{ACC3} are computed from these parameters as follows:
 t_{ACC2} (24 MHz) = 3* $t_{\text{CL}} - t_{\text{AV}} - t_{\text{DSU}} = 106$ ns
 t_{ACC2} (48 MHz) = 3* $t_{\text{CL}} - t_{\text{AV}} - t_{\text{DSU}} = 43$ ns
 t_{ACC3} (24 MHz) = 5* $t_{$

Data Memory Write[\[33](#page-45-0)]

Figure 14. Data Memory Write Timing Diagram

Table 17. Data Memory Write Parameters

When using the AUTPOPTR1 or AUTOPTR2 to address external memory, the address of AUTOPTR1 is only active while either RD# or WR# are active. The address of AUTOPTR2 is active throughout the cycle and meets the address valid time for which is based on the stretch value.

Note

^{33.} The stretch memory cycle feature enables EZ-USB firmware to adjust the speed of data memory accesses not the program memory accesses. Details including typical strobe width timings can be found in the section 12.1.2 of the [Technical Reference Manual.](http://www.cypress.com/?rID=38232) The address cycle width can be interpreted from these.

PORTC Strobe Feature Timings

The RD# and WR# are present in the 100-pin version and the 128-pin package. In these 100-pin and 128-pin versions, an 8051 control bit can be set to pulse the RD# and WR# pins when the 8051 reads from or writes to PORTC. This feature is enabled by setting PORTCSTB bit in CPUCS register.

The RD# and WR# strobes are asserted for two CLKOUT cycles when PORTC is accessed.

The WR# strobe is asserted two clock cycles after PORTC is updated and is active for two clock cycles after that, as shown in [Figure 16.](#page-46-0)

As for read, the value of PORTC three clock cycles before the assertion of RD# is the value that the 8051 reads in. The RD# is pulsed for two clock cycles after three clock cycles from the point when the 8051 has performed a read function on PORTC.

The RD# signal prompts the external logic to prepare the next data byte. Nothing gets sampled internally on assertion of the RD# signal itself; it is just a prefetch type signal to get the next data byte prepared. So, using it with that in mind easily meets the setup time to the next read.

The purpose of this pulsing of RD# is to allow the external peripheral to know that the 8051 is done reading PORTC and the data was latched into PORTC three CLKOUT cycles before asserting the RD# signal. After the RD# is pulsed, the external logic can update the data on PORTC.

Following is the timing diagram of the read and write strobing function on accessing PORTC. Refer to [Data Memory Read](#page-44-2)^[31] [on page 44](#page-44-2) and [Data Memory Write](#page-45-1)^[33] on page 45 for details on propagation delay of RD# and WR# signals.

Figure 16. WR# Strobe Function when PORTC is Accessed by 8051

Figure 17. RD# Strobe Function when PORTC is Accessed by 8051

GPIF Synchronous Signals

Table 18. GPIF Synchronous Signals Parameters with Internally Sourced IFCLK[[34,](#page-47-0) [35\]](#page-47-1)

Table 19. GPIF Synchronous Signals Parameters with Externally Sourced IFCLK[[35\]](#page-47-1)

Notes

34. Dashed lines denote signals with programmable polarity.
35. GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using the internal 48-MHz IFCLK.

36. IFCLK must not exceed 48 MHz.

Slave FIFO Synchronous Read

Figure 19. Slave FIFO Synchronous Read Timing Diagram [\[37](#page-48-1)]

Table 20. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK[\[38](#page-48-0)]

Notes

^{37.} Dashed lines denote signals with programmable polarity.

^{38.} GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using the internal 48-MHz IFCLK.

Slave FIFO Asynchronous Read

Table 22. Slave FIFO Asynchronous Read Parameters[[40](#page-49-0)]

Notes 39. Dashed lines denote signals with programmable polarity.

40. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Synchronous Write

Table 23. Slave FIFO Synchronous Write Parameters with Internally Sourced IFCLK[[42\]](#page-50-0)

Table 24. Slave FIFO Synchronous Write Parameters with Externally Sourced IFCLK[[42\]](#page-50-0)

Notes

41. Dashed lines denote signals with programmable polarity.

42. GPIF asynchronous RDY_x signals have a minimum setup time of 50 ns when using the internal 48-MHz IFCLK.

Slave FIFO Asynchronous Write

Table 25. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK[[44\]](#page-51-0)

Notes 43. Dashed lines denote signals with programmable polarity.

44. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Synchronous Packet End Strobe

Figure 23. Slave FIFO Synchronous Packet End Strobe Timing Diagram [[45\]](#page-52-0)

Table 26. Slave FIFO Synchronous Packet End Strobe Parameters with Internally Sourced IFCLK[[46\]](#page-52-1)

Table 27. Slave FIFO Synchronous Packet End Strobe Parameters with Externally Sourced IFCLK[[46\]](#page-52-1)

46. GPIF asynchronous RDY $_{\mathrm{x}}$ signals have a minimum setup time of 50 ns when using the internal 48-MHz IFCLK.

^{45.} Dashed lines denote signals with programmable polarity.

There is no specific timing requirement that should be met for asserting the PKTEND pin to asserting SLWR. PKTEND can be asserted with the last data value clocked into the FIFOs or thereafter. The setup time t_{SPF} and the hold time t_{PFH} must be met.

Although there are no specific timing requirements for PKTEND assertion, there is a specific corner-case condition that needs attention while using the PKTEND pin to commit a one byte or word packet. There is an additional timing requirement that needs to be met when the FIFO is configured to operate in auto mode and it is required to send two packets back to back: a full packet (full defined as the number of bytes in the FIFO meeting the level set in AUTOINLEN register) committed automatically followed by a short one byte or word packet committed manually using the PKTEND pin. In this scenario, the user must ensure to assert PKTEND, at least one clock cycle after the rising edge that caused the last byte or word to be clocked into the previous auto committed packet. [Figure 24](#page-53-0) shows this scenario. X is the value the AUTOINLEN register is set to when the IN endpoint is configured to be in auto mode.

[Figure 24](#page-53-0) shows a scenario where two packets are committed. The first packet gets committed automatically when the number of bytes in the FIFO reaches X (value set in AUTOINLEN register) and the second one byte/word short packet being committed manually using PKTEND.

Note that there is at least one IFCLK cycle timing between the assertion of PKTEND and clocking of the last byte of the previous packet (causing the packet to be committed automatically). Failing to adhere to this timing results in the FX2 failing to send the one byte or word short packet.

Figure 24. Slave FIFO Synchronous Write Sequence and Timing Diagram[[47\]](#page-53-1)

Slave FIFO Asynchronous Packet End Strobe

Figure 25. Slave FIFO Asynchronous Packet End Strobe Timing Diagram[\[48](#page-54-1)]

Table 28. Slave FIFO Asynchronous Packet End Strobe Parameters[\[49](#page-54-0)]

Slave FIFO Output Enable

Table 29. Slave FIFO Output Enable Parameters

Slave FIFO Address to Flags/Data

Table 30. Slave FIFO Address to Flags/Data Parameters

Notes

48. Dashed lines denote signals with programmable polarity.

49. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Slave FIFO Synchronous Address

Table 31. Slave FIFO Synchronous Address Parameters[\[51](#page-55-0)]

Slave FIFO Asynchronous Address

Figure 29. Slave FIFO Asynchronous Address Timing Diagram [[50\]](#page-55-2)

Table 32. Slave FIFO Asynchronous Address Parameters[[52\]](#page-55-1)

Notes

50. Dashed lines denote signals with programmable polarity.

51. GPIF asynchronous RDY $_{\mathrm{x}}$ signals have a minimum setup time of 50 ns when using the internal 48-MHz IFCLK.

52. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

Sequence Diagram

Single and Burst Synchronous Read Example

[Figure 30](#page-56-1) shows the timing relationship of the SLAVE FIFO signals during a synchronous FIFO read using IFCLK as the synchronizing clock. The diagram illustrates a single read followed by a burst read.

- \blacksquare At t = 0, the FIFO address is stable and the signal SLCS is asserted (SLCS may be tied LOW in some applications). Note that t_{SFA} has a minimum of 25 ns. This means that when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- \blacksquare At t = 1, SLOE is asserted. SLOE is an output enable only, whose sole function is to drive the data bus. The data that is driven on the bus is the data that the internal FIFO pointer is currently pointing to. In this example it is the first data value in the FIFO. **Note**: the data is prefetched and is driven on the bus when SLOE is asserted.
- At t = 2, SLRD is asserted. SLRD must meet the setup time of t_{SRD} (time from asserting the SLRD signal to the rising edge of the IFCLK) and maintain a minimum hold time of t_{RDH} (time from the IFCLK edge to the deassertion of the SLRD signal). If the SLCS signal is used, it must be asserted before SLRD is

Note 53. Dashed lines denote signals with programmable polarity. asserted (The SLCS and SLRD signals must both be asserted to start a valid read condition).

■ The FIFO pointer is updated on the rising edge of the IFCLK, while SLRD is asserted. This starts the propagation of data from the newly addressed location to the data bus. After a propagation delay of t_{XFD} (measured from the rising edge of IFCLK) the new data value is present. N is the first data value read from the FIFO. To have data on the FIFO data bus, SLOE MUST also be asserted.

The same sequence of events are shown for a burst read and are marked with the time indicators of $T = 0$ through 5.

Note For the burst mode, the SLRD and SLOE are left asserted during the entire duration of the read. In the burst read mode, when SLOE is asserted, data indexed by the FIFO pointer is on the data bus. During the first read cycle, on the rising edge of the clock, the FIFO pointer is updated and incremented to point to address N+1. For each subsequent rising edge of IFCLK, while the SLRD is asserted, the FIFO pointer is incremented and the next data value is placed on the data bus.

Single and Burst Synchronous Write

[Figure 32](#page-57-1) shows the timing relationship of the SLAVE FIFO signals during a synchronous write using IFCLK as the synchronizing clock. The diagram illustrates a single write followed by burst write of three bytes and committing all four bytes as a short packet using the PKTEND pin.

- \blacksquare At t = 0 the FIFO address is stable and the signal SLCS is asserted. (SLCS may be tied LOW in some applications) Note that t_{SFA} has a minimum of 25 ns. This means when IFCLK is running at 48 MHz, the FIFO address setup time is more than one IFCLK cycle.
- \blacksquare At t = 1, the external master/peripheral must outputs the data value onto the data bus with a minimum set up time of t_{SFD} before the rising edge of IFCLK.
- At t = 2, SLWR is asserted. The SLWR must meet the setup time of t_{SWR} (time from asserting the SLWR signal to the rising edge of IFCLK) and maintain a minimum hold time of t_{WRH} (time from the IFCLK edge to the deassertion of the SLWR signal). If the SLCS signal is used, it must be asserted with SLWR or before SLWR is asserted (The SLCS and SLWR signals must both be asserted to start a valid write condition).
- While the SLWR is asserted, data is written to the FIFO and on the rising edge of the IFCLK, the FIFO pointer is incremented. The FIFO flag is also updated after a delay of $t_{XFI\ G}$ from the rising edge of the clock.

The same sequence of events are also shown for a burst write and are marked with the time indicators of $T = 0$ through 5.

Note For the burst mode, SLWR and SLCS are left asserted for the entire duration of writing all the required data values. In this burst write mode, after the SLWR is asserted, the data on the

Note 54. Dashed lines denote signals with programmable polarity. FIFO data bus is written to the FIFO on every rising edge of IFCLK. The FIFO pointer is updated on each rising edge of IFCLK. In [Figure 32,](#page-57-1) after the four bytes are written to the FIFO, SLWR is deasserted. The short 4 byte packet can be committed to the host by asserting the PKTEND signal.

There is no specific timing requirement that should be met for asserting PKTEND signal with regards to asserting the SLWR signal. PKTEND can be asserted with the last data value or thereafter. The only requirement is that the setup time t_{SPE} and the hold time t_{PFH} must be met. In the scenario of [Figure 32](#page-57-1), the number of data values committed includes the last value written to the FIFO. In this example, both the data value and the PKTEND signal are clocked on the same rising edge of IFCLK. PKTEND can also be asserted in subsequent clock cycles. The FIFOADDR lines should be held constant during the PKTEND assertion.

Although there are no specific timing requirement for the PKTEND assertion, there is a specific corner-case condition that needs attention while using the PKTEND to commit a one byte/word packet. Additional timing requirements exist when the FIFO is configured to operate in auto mode and it is desired to send two packets: a full packet ('full' defined as the number of bytes in the FIFO meeting the level set in the AUTOINLEN register) committed automatically followed by a short one byte or word packet committed manually using the PKTEND pin.

In this case, the external master must ensure to assert the PKTEND pin at least one clock cycle after the rising edge that caused the last byte or word that needs to be clocked into the previous auto committed packet (the packet with the number of bytes equal to what is set in the AUTOINLEN register). Refer to [Figure 24 on page 53](#page-53-0) for further details on this timing.

Sequence Diagram of a Single and Burst Asynchronous Read

Figure 34. Slave FIFO Asynchronous Read Sequence of Events Diagram

[Figure 33](#page-58-1) shows the timing relationship of the SLAVE FIFO signals during an asynchronous FIFO read. It shows a single read followed by a burst read.

- \blacksquare At t = 0, the FIFO address is stable and the SLCS signal is asserted.
- \blacksquare At t = 1, SLOE is asserted. This results in the data bus being driven. The data that is driven on to the bus is the previous data, the data that was in the FIFO from an earlier read cycle.
- \blacksquare At t = 2, SLRD is asserted. The SLRD must meet the minimum active pulse of t_{RDowl} and minimum de-active pulse width of t_{RDowh} . If SLCS is used, then SLCS must be asserted before SLRD is asserted (The SLCS and SLRD signals must both be asserted to start a valid read condition.)
- The data that is driven, after asserting SLRD, is the updated data from the FIFO. This data is valid after a propagation delay of t_{XFD} from the activating edge of SLRD. In [Figure 33,](#page-58-1) data N is the first valid data read from the FIFO. For data to appear on the data bus during the read cycle (SLRD is asserted), SLOE must be in an asserted state. SLRD and SLOE can also be tied together.

The same sequence of events is also shown for a burst read marked with $T = 0$ through 5.

Note In the burst read mode, during SLOE is asserted, the data bus is in a driven state and outputs the previous data. After SLRD is asserted, the data from the FIFO is driven on the data bus (SLOE must also be asserted) and then the FIFO pointer is incremented.

Sequence Diagram of a Single and Burst Asynchronous Write

Figure 35. Slave FIFO Asynchronous Write Sequence and Timing Diagram[\[56](#page-59-0)]

[Figure 35](#page-59-1) shows the timing relationship of the SLAVE FIFO write in an asynchronous mode. The diagram shows a single write followed by a burst write of 3 bytes and committing the 4byte short packet using PKTEND.

- \blacksquare At t = 0 the FIFO address is applied, ensuring that it meets the setup time of t_{SFA} . If SLCS is used, it must also be asserted (SLCS may be tied LOW in some applications).
- \blacksquare At t = 1 SLWR is asserted. SLWR must meet the minimum active pulse of t_{WRpwl} and minimum de-active pulse width of $t_{WR{\text{pwh}}}$. If the SLCS is used, it must be asserted with SLWR or before SLWR is asserted.
- At t = 2, data must be present on the bus t_{SFD} before the deasserting edge of SLWR.
- \blacksquare At t = 3, deasserting SLWR causes the data to be written from the data bus to the FIFO and then increments the FIFO pointer.

The FIFO flag is also updated after t_{XFI} G from the deasserting edge of SLWR.

The same sequence of events is shown for a burst write and is indicated by the timing marks of $T = 0$ through 5.

Note In the burst write mode, after SLWR is deasserted, the data is written to the FIFO and then the FIFO pointer is incremented to the next byte in the FIFO. The FIFO pointer is post incremented.

In [Figure 35,](#page-59-1) after the four bytes are written to the FIFO and SLWR is deasserted, the short 4-byte packet can be committed to the host using PKTEND. The external device should be designed to not assert SLWR and the PKTEND signal at the same time. It should be designed to assert the PKTEND after SLWR is deasserted and met the minimum deasserted pulse width. The FIFOADDR lines have to held constant during the PKTEND assertion.

Ordering Information

Table 33. Ordering Information

Ordering Code Definitions

Note

57. As UART is not available in the 56-pin package of CY7C68013A, serial port debugging using Keil Monitor is not possible.

Package Diagrams

The FX2LP is available in five packages:

- 56-pin SSOP
- 56-pin QFN
- 100-pin TQFP
- 128-pin TQFP
- 56-ball VFBGA

Figure 36. 56-pin SSOP (300 Mils) Package Outline, 51-85062

Figure 37. 56-pin QFN ((8 × 8 × 1 mm) 4.5 × 5.2 E-Pad (Sawn)) Package Outline, 001-53450

51-85050 *G

Figure 39. 128-pin TQFP (14 × 20 × 1.4 mm) Package Outline, 51-85101

Figure 40. 56-ball VFBGA (5 × 5 × 1.0 mm) 0.50 Pitch, 0.30 Ball Package Outline, 001-03901 TOP VIEW

BOTTOM VIEW

REFERENCE JEDEC: MO-195C PACKAGE WEIGHT: 0.02 grams

001-03901 *F

PCB Layout Recommendations

Follow these recommendations to ensure reliable
high-performance operation:^{[[58\]](#page-65-0)}

- Four-layer, impedance-controlled boards are required to maintain signal quality.
- Specify impedance targets (ask your board vendor what they can achieve).
- To control impedance, maintain trace widths and trace spacing.
- Minimize stubs to minimize reflected signals.
- Connections between the USB connector shell and signal ground must be near the USB connector.
- Bypass and flyback caps on VBUS, near connector, are recommended.
- DPLUS and DMINUS trace lengths should be kept to within 2 mm of each other in length, with preferred length of 20 to 30 mm.
- Maintain a solid ground plane under the DPLUS and DMINUS traces. Do not allow the plane to split under these traces.
- Do not place vias on the DPLUS or DMINUS trace routing.
- Isolate the DPLUS and DMINUS traces from all other signal traces by no less than 10 mm.

Note

[^{58.}](http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf) Source for recommendations: *EZ-USB FX2™PCB Design Recommendations*,<http://www.cypress.com>and *High Speed USB Platform Design Guidelines*[,](http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf) http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf.

Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the PCB is made by soldering the leads on the bottom surface of the package to the PCB. Therefore, special attention is required to the heat transfer area below the package to provide a good thermal bond to the circuit board. Design a copper (Cu) fill in the PCB as a thermal pad under the package. Heat is transferred from the FX2LP through the device's metal paddle on the bottom side of the package. Heat from here is conducted to the PCB at the thermal pad. It is then conducted from the thermal pad to the PCB inner ground plane by a 5×5 array of via. A via is a plated-through hole in the PCB with a finished diameter of 13 mil. The QFN's metal die paddle must be soldered to the PCB's thermal pad. Solder mask is placed on the board top side over each via to resist solder flow into the via. The mask on the top side also minimizes outgassing during the solder reflow process.

[For further information on this package design, refer to](http://www.amkor.com) application notes for Surface Mount Assembly of Amkor's [MicroLeadFrame \(MLF\) Packages. You can find this on Amkor's](http://www.amkor.com) [website h](http://www.amkor.com)ttp://www.amkor.com.

This application note provides detailed information about board mounting guidelines, soldering flow, rework process, etc.

[Figure 41](#page-66-0) shows a cross-sectional area underneath the package. The cross section is of only one via. The solder paste template should be designed to allow at least 50% solder coverage. The thickness of the solder paste template should be 5 mil. Use the No Clean type 3 solder paste for mounting the part. Nitrogen purge is recommended during reflow.

[Figure 42](#page-66-1) is a plot of the solder mask pattern and [Figure 43](#page-66-2) displays an X-Ray image of the assembly (darker areas indicate solder).

QFN to the circuit board ground plane.

circuit board: Top Solder, PCB Dielectric, and the Ground Plane

Figure 43. X-ray Image of the Assembly

Table 34. Acronyms Used in this Document Units of Measure

Acronyms **Document Conventions**

Table 35. Units of Measure

Errata

This section describes the errata for the EZ-USB® FX2LP™ CY7C68013A/14A/15A/16A Rev. B silicon. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

CY7C68013A/14A/15A/16A Qualification Status

In production

CY7C68013A/14A/15A/16A Errata Summary

This table defines the errata for available CY7C68013A/14A/15A/16A family devices. An "X" indicates that the errata pertain to the selected device.

1. Empty Flag Assertion

■ **Problem Definition**

In Slave FIFO Asynchronous Word Wide mode, if a single word data is transferred from the USB host to EP2, configured as OUT Endpoint (EP) in the first transaction, then the Empty flag behaves incorrectly. This does not happen if the data size is more than one word in the first transaction.

■ **Parameters Affected**

NA

■ **Trigger Condition(S)**

In Slave FIFO Asynchronous Word Wide Mode, after firmware boot and initialization, EP2 OUT endpoint empty flag indicates the status as 'Empty'. When data is received in EP2, the status changes to 'Not-Empty'. However, if data transferred to EP2 is a single word, then asserting SLRD with FIFOADR pointing to any other endpoint changes 'Not-Empty' status to 'Empty' for EP2 even though there is a word data (or it is untouched). This is noticed only when the single word is sent as the first transaction and not if it follows a multi-word packet as the first transaction.

■ **Scope of Impact**

External interface does not see data available in EP2 OUT endpoint and can end up waiting for data to be read.

■ Workaround

One of the following workarounds can be used:

- Send a pulse signal to the SLWR pin, with FIFOADR pins pointing to an endpoint other than EP2, after firmware initialization and before or after transferring the data to EP2 from the host
- Set the length of the first data to EP2 to be more than a word
- Prioritize EP2 read from the Master for multiple OUT EPs and single word write to EP2
- Write to an IN EP, if any, from the Master before reading from other OUT EPs (other than EP2) from the Master.

■ **Fix Status**

There is no silicon fix planned for this currently; use the workarounds provided.

Document History Page

Document History Page (continued)

Document History Page (continued)

Document History Page (continued)

Document History Page (continued)

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC](http://www.cypress.com/psoc)® [Solutions](http://www.cypress.com/psoc)

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) [PSoC 6 MCU](http://cypress.com/psoc6)

[Cypress Developer Community](http://www.cypress.com/cdc)

[Community |](https://community.cypress.com/welcome) [Code Examples](http://www.cypress.com/cypressgithub) | [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

[Technical Support](http://www.cypress.com/support)

[cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2003-2021. This document is the property of Cypress Semiconductor Corporation, an Infineon Technologies company, and its affiliates ("Cypress"). This σ counces connections to the included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software,
then Cypress hereby grants code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, translation, translatio or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRAN device can be absolutely secure. Therefore, despite security measures implemented in Cypress hadware or software products, Cypress shall have no liability arising out of any security breach, such
as unauthorized access to Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted
by applicable law, Cypr circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility
of the user of t "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product
as a Critical Compon against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product
as a Critical Compo product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, Traveo, WICED, and ModusToolbox are trademarks or registered trademarks of Cypress or a subsidiary of
Cypress in the United States or in o

Document Number: 38-08032 Rev. AD Revised April 30, 2021 Page 74 of 74