

STW35N60DM2

N-channel 600 V, 0.094 Ω typ., 28 A MDmesh™ DM2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STW35N60DM2	600 V	0.110 Ω	28 A	210 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing	
STW35N60DM2	35N60DM2	TO-247	Tube	l

Contents STW35N60DM2

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	on history	11

STW35N60DM2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
,	Drain current (continuous) at T _{case} = 25 °C	28	Α
I _D	Drain current (continuous) at T _{case} = 100 °C	17	A
I _{DM} ⁽¹⁾	I _{DM} ⁽¹⁾ Drain current (pulsed)		Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	210	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	Storage temperature	FF to 1F0	°C
Tj	Operating junction temperature	-55 to 150	Ç

Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.6	0000
R _{thj-amb}	Thermal resistance junction-amb	50	°C/W

Table 4: Avalanche characteristics

Symbol	Symbol Parameter		Unit	
I _{AR}	I _{AR} Avalanche current, repetitive or not repetitive			
E _{AS} ⁽¹⁾ Single pulse avalanche energy		650	mJ	

Notes:

 $^{^{\}left(1\right) }$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 28$ A, di/dt=900 A/µs; V_{DS} peak < $V_{(BR)DSS}, V_{DD}$ = 400 V

 $^{^{(3)}}$ V_{DS} ≤ 480 V.

 $^{^{(1)}}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.

Electrical characteristics STW35N60DM2

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS} Drain-source breakdown voltage		$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			10	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)} Static drain-source on- resistance		V _{GS} = 10 V, I _D = 14 A		0.094	0.11	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2400	1	
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	110	1	рF
C _{rss}	Reverse transfer capacitance		-	2.8	ı	
Coss (1) eq.	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V $f = 1$ MHz, $I_D = 0$ A		190	ı	рF
R _G	Intrinsic gate resistance			4.3	ı	Ω
Q_g	Total gate charge			54	1	
Q_{gs}	Gate-source charge	V _{DD} = 480 V, I _D = 28 A, V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge behavior")	-	14.6	-	nC
Q_{gd}	Gate-drain charge	benavior)		24.2	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Un
$t_{d(on)}$	Turn-on delay time	V_{DD} = 300 V, I_{D} = 14 A R _G = 4.7 Ω , V_{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	21.2	-	
t _r	Rise time		-	17	-	
$t_{\text{d(off)}}$	Turn-off delay time		-	68	-	ns
t _f	Fall time		-	10.7	-	

 $^{^{(1)}}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		28	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		112	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 28 A	1		1.6	>
t _{rr}	Reverse recovery time	I _{SD} = 28 A, di/dt = 100 A/μs, V _{DD} = 60 V (see <i>Figure 16: "Test circuit for inductive</i>	1	120		ns
Q _{rr}	Reverse recovery charge		-	572		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")		10.2		Α
t _{rr}	Reverse recovery time		1	215		ns
Q _{rr}	Reverse recovery charge	I_{SD} = 28 A, di/dt = 100 A/ μ s, V_{DD} = 60 V, T_j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode	-	1.89		μC
I _{RRM}	Reverse recovery current	recovery times")		17.7		Α

Notes:

Table 9: Gate-source Zener diode

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ī	$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu A, \ I_{D} = 0 \ A$	±30	1	1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.

2.2 Electrical characteristics (curves)




Figure 3: Thermal impedance K $\delta = 0.5$ $\delta = 0.2$ $\delta = 0.02$ $\delta = 0.01$ $\delta = 0.01$

Figure 4: Output characteristics

GIPG 180815FQ6KA1WOCH

V_{GS} = 9, 10 V


V_{GS} = 8 V


V_{GS} = 7 V


V_{GS} = 6 V

V_{GS} = 6 V

V_{GS} = 16 V_{DS} (V)










Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG 180815FQ6KA1WRON

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T_j (°C)







Test circuits STW35N60DM2

3 **Test circuits**




Figure 15: Test circuit for gate charge behavior 1 kΩ ⊥ 100 nF I_G= CONST 2.7 kΩ 47 kΩ

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 10: TO-247 package mechanical data

Dim		mm.	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW35N60DM2 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-Sep-2015	1	Initial version

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved