



DM74ALS174, DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

Features

- Advanced oxide-isolated ion-implanted Schottky TTL process
- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80MHz
- Switching performance guaranteed over full temperature and V_{CC} supply range

General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.


Ordering Information

Ordering Code	Package Number	Package Description
DM74ALS174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
DM74ALS175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

Connection Diagrams

DM74ALS174



DM74ALS175



Function Table

	Inputs	Outputs		
Clear Clock		D	Q	Q(1)
L	X	Х	L	Н
Н	1	Н	Н	L
Н	1	L	L	Н
Н	L	Х	Q_0	\overline{Q}_0

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Don't Care

↑ = Transition from LOW-to-HIGH Level


 Q_0 = the level of Q before the indicated steady-state input conditions were established.

Note:

1. Applies to DM74ALS175 only.

Logic Diagrams

DM74ALS174 🖈 стоскі GLEAP CLOCK SCLOCK **Ь** стаск стаск. 🖈 стаск CLEAR



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating		
V _{CC}	Supply Voltage	7V		
V _I	Input Voltage	7V		
T _A	Operating Free Air Temperature Range	0°C to +70°C		
T _{STG}	Storage Temperature Range	–65°C to +150°C		
θ_{JA}	Typical Thermal Resistance			
	N Package	77.9°C/W		
	M Package	107.3°C/W		

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Min.	Nom.	Max.	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Inpu	t Voltage	2			V
V _{IL}	LOW Level Input	Voltage			0.8	V
I _{OH}	HIGH Level Outp	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Outp	LOW Level Output Current			8	mA
t _W	Pulse Width	Clock HIGH or LOW	10			ns
		Clear LOW	10			
t _{SETUP}	Setup Time ⁽²⁾	Data Input	10↑			ns
		Clear, Inactive State	6↑			
t _{HOLD}	Data Hold Time ⁽²⁾		0↑			ns
f _{CLOCK}	Clock Frequency		0		50	MHz
T _A	Free Air Operating Temperature		0		70	°C

Note:

2. The symbol ↑ indicates that the rising edge of the clock is used as reference.

Electrical Characteristics

Over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_{IN} = -18 \text{ mA}$				-1.5	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -400 \mu A, V_{O}$	_{CC} = 4.5V to 5.5V	V _{CC} – 2	V _{CC} – 1.6		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 8mA$			0.35	0.5	V
I _I	Input Current at Max. Input Voltage	$V_{CC} = 5.5V, V_{IN} = 7V$				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
I _{IL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$				-0.1	mA
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{CC}	Supply Current	$V_{CC} = 5.5V$,	DM74ALS174		11	19	mA
		Clock = 4.5V, Clear = GND, D Input = GND	DM74ALS175		8	14	

Switching Characteristics

Over recommended operating free air temperature range.

Symbol	Parameter	Conditions	Min.	Max.	Units
f _{MAX}	Maximum Clock Frequency	$R_L = 500\Omega$,	50		MHz
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output From Clear (175 Only)	$C_L = 50 pF,$ $V_{CC} = 4.5 V to 5.5 V$	5	18	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output From Clear		8	23	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output From Clock		3	15	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output From Clock		5	17	ns

Physical Dimensions

Dimensions are in millimeters unless otherwise noted.




Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted.




Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 3. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

