


TPS65167 TPS65167A

Compact LCD Bias Supply for TFT-LCD TV Panels

FEATURES

- 6 V to 14 V Input Voltage Range
- Vs Output Voltage Range up to 19 V
- Boost Converter With 3.5-A Switch Current
- Boost Converter Overvoltage Protection
- 2.5-A Step-Down Converter With 3.3-V Fixed or Adjustable Output
- 750 kHz Fixed Switching Frequency
- 150 mA Negative Charge Pump Driver for VGL
- 50 mA Positive Charge Pump for VGH
- LDO Controller for Logic Supply
- Gate Voltage Shaping for VGH
- Temperature Sensor Output
- TPS65167 High Voltage Stress Test Vs and VGH
- TPS65167A High Voltage Stress Test Vs only
- Adjustable Sequencing
- Gate Drive Signal for Isolation Switch
- Short-Circuit Protection
- Internal Soft-start
- Thermal Shutdown
- Available in 6 × 6 mm 40 Pin QFN Package

TPS65167



APPLICATIONS

- LCD TV Panel
- LCD Monitor

DESCRIPTION

The TPS65167 offers a compact power supply solution to provide all voltages required by a LCD panel for large size monitor and TV panel applications running from a 12-V supply rail.

The device generates all 3 voltage rails for the TFT LCD bias (Vs, VGL and VGH). In addition to that it includes a step-down converter and a LDO controller to provide two logic voltage rails. The device incorporates a high voltage switch that can be controlled by a logic signal from the external timing controller (TCON). This function allows gate voltage shaping for VGH. The device also features a high voltage stress test where the output voltage of VGH is set to typically 30 V and the output voltage of Vs is programmable to any higher voltage. The high voltage stress test is enabled by pulling the HVS pin high. The device consists of a boost converter to provide the source voltage Vs operating at a fixed switching frequency of 750 kHz. A fully integrated positive charge pump, switching automatically between doubler and tripler mode provides an adjustable regulated TFT gate on voltage VGH. A negative charge pump driver provides adjustable regulated output voltages VGL. To minimize external components the charge pumps for VGH and VGL operate at a fixed switching frequency of 1.5 MHz. The device includes safety features like overvoltage protection of the boost converter, short-circuit protection of VGH and VGL as well as thermal shutdown.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

TPS65167 TPS65167A

SLVS760C-APRIL 2007-REVISED MARCH 2008





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	High voltage Stress Test (HVS)	ORDERING	PACKAGE ⁽²⁾	PACKAGE MARKING
	Available on Vs and VGH	TPS65167RHAR		TPS65167
–40°C to 85°C	Available on Vs only	TPS65167ARHA R	40 pin QFN	TPS65167A

The RHA package is available taped and reeled. Add R suffix to the device type (TPS65167RHAR) to order the device taped and reeled. The RHA package has quantities of 3000 devices per reel.
 For the most current package and ordering information, see the Package Option Addendum at the end

) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			VALUE	UNIT
		AVIN, VINB, SUPN, GD, BASE (2)	-0.3 to 16.5	V
	/ Mallana an air	EN, HVS, CTRL ⁽²⁾	-0.3 to 6	V
V		FB, FBB, FBP, FBN, FBLDO, RSET ⁽²⁾	-0.3 to 6	V
VI	Voltage on pin	SW, SUP ⁽²⁾	25	V
		SWB ⁽²⁾	20	V
		POUT, VGH, DRN ⁽²⁾	36	V
TJ	Continuous power dissipation		See Dissipation Rating Table	
T _{stg}	Dperating junction temperature range		-40 to 150	°C
	Storage temperature	e range	-65 to 150	°C

 Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 All writes a stress of the device at the stress of the stress of

(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS⁽¹⁾

PACKAGE	$R_{ heta JA}$	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
40 pin QFN	30°C/W	3.3 W	1.8 W	1.3 W

(1) See the Texas Instruments Application report SLMA002 regarding thermal characteristics of the PowerPAD package.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VI	Input voltage range	6		14	V
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
C _{REG}	REGOUT bypass capacitor	4.7		μF	
C _{REF}	Reference (REF) bypass capacitor	100			nF



ELECTRICAL CHARACTERISTICS

AVIN=VINB=SUPN=12V, EN=REGOUT, Vs = 15V, Vlogic = 3.3V , Vaux = 1.8V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
VI	Input voltage range		6		14	V
	Quiescent current into AVIN	Not switching, $FB = FB + 5\%$		1.5		mA
la	Quiescent current into VINB	Not switching, FBB = FBB + 5%		0.15		mA
	Quiescent current into SUP	Not switching, FB = FBB = FBN = FBP = + 5%		275		μA
	Undervoltage lockout threshold	V _I falling	4.7	5.2	5.7	V
UVLO	Undervoltage lockout threshold	V _I rising	4.9	5.45	5.9	V
	Thermal shutdown			155		°C
	Thermal shutdown hysteresis			5		°C
REFERE	NCE VOLTAGE REF				I	
V _{ref}	Reference voltage	$V_I = 6 V$ to 14 V, $I_{ref} = 10 \mu A$	1.205	1.213	1.219	V
-	IGNALS CTRL, HVS					
V _{IH}	High level input voltage	$6 \text{ V} \le \text{VIN} \le 14 \text{ V}$	1.4			V
V _{IL}	Low level input voltage	6 V ≤ VIN ≤ 14 V			0.4	V
I _{lka}	Input leakage current	EN = CTRL = HVS = GND or 6 V		0.01	0.1	μA
·	CING GDLY/EN					
	EN/GDLY Charge current	V _(threshold) = 1.213 V	3.6	4.8	6.2	μA
	EN/GDLY threshold		0.0	1.23		ν γ
	EN/GDLY pulldown resistor			4.5		kΩ
SWITCHI	NG FREQUENCY		I	т.0		1122
f _s	Switching frequency		600	750	900	kHz
-			000	750	300	
		keg 1 mA	4.6	4.8	5	v
	Regulator output voltage CONVERTER (Vs)	Ireg = 1 mA	4.0	4.0	5	v
	· ·				10	V
Vo	Output voltage range		201.1	1 1 4 6	19	V
V _{FB}	Feedback regulation voltage		1.136	1.146	1.154	V
I _{FB}	Feedback input bias current			10	100	nA
R _{DS(on)}	N-MOSFET on-resistance (Q1)	I _(SW) = 500 mA		160	270	mΩ
-(-)	P-MOSFET on-resistance (Q2)	I _(SW) = 200 mA		14	20	Ω
I _{MAX}	Maximum P-MOSFET peak switch current				1	A
I _{LIM}	N-MOSFET switch current limit (Q1)		3.5	4.2	4.9	A
l _{ikg}	Switch leakage current	V _(SW) = 15 V		1	10	μA
	Line Regulation	$6 \text{ V} \leq \text{Vin} \leq 14 \text{ V}, \text{ I}_{O} = 2 \text{ mA}$		0.006		%/\
	Load Regulation	2 mA ≤ lout ≤ 1.8 A		0.06		%/A
BOOST	CONVERTER (Vs) OVERVOLTAGE PROTECTIO					
	Switch overvoltage protection	Vs rising	19.5	20.2	21	V
	Switch overvoltage protection hysteresis			0.6		V
GATE DF	RIVE (GD) AND BOOST CONVERTER PROTEC	TION				
I _(GD)	Gate drive sink current	EN = high		9		μA
R _(GD)	Gate drive internal pull up resistance			5		kΩ
t _{on}	Gate on time during short-circuit	Vs < 4.8 V		1		ms
off	Gate off time during short-circuit	Vs < 4.8 V		60		ms
	ATURE SENSOR (TEMP)					
Vo	Output voltage range		1.2		2.5	V
-	Drive current				200	μA
V		$T_A = 85^{\circ}C$, I = 200 μ A, device not switching,		0.007		
Vo	Output voltage at $T_A = 85^{\circ}C$	$\overrightarrow{FB} = FBnominal + 5\%$		2.037		V
	Temperature accuracy		6		6	°C

Copyright © 2007–2008, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS (continued)

AVIN=VINB=SUPN=12V, EN=REGOUT, Vs = 15V, Vlogic = 3.3V , Vaux = 1.8V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI	
STEP-DO	OWN CONVERTER (Vlogic)						
Vo	Output voltage range		1.5		5	V	
	3.3V fixed output voltage accuracy	FBB = GND	-2%	3.3	2%	V	
V _{FB}	Feedback regulation voltage	FBB connected to resistor divider,	-2%	1.213	2%	V	
I _{FB}	Feedback input bias current			10	100	nA	
R _{DS(on)}	N-MOSFET on-resistance (Q1)	I _(SW) = 500 mA		200	330	mΩ	
I _{LIM}	N-MOSFET switch current limit (Q1)		2.8	3.5	4.2	Α	
l _{lkg}	Switch leakage current	$V_{(SW)} = 0 V$		1	10	μA	
	Line regulation	6 V ≤ Vin ≤ 14 V, I _O = 1.8 mA		0.006		%/\	
	Load regulation	$1.8 \text{ mA} \le I_0 \le 2.5 \text{ A}$		0.06		%/A	
STEP-DO	OWN CONVERTER FEEDBACK SELECT TH	RESHOLD FBB					
V _{FB}	Feedback select threshold	Adjustable version select			0.25	V	
NEGATI	VE CHARGE PUMP VGL						
VI	Input supply range		6		14	V	
Vo	Output voltage range				-2	V	
V _{FB}	Feedback regulation voltage		-36	0	36	mV	
I _{FB}	Feedback input bias current			10	100	nA	
R _{DS(on)}	Q4 P-Channel switch R _{DS(on)}	I _O = 20 mA		4.4	8	Ω	
. /		$I_{(DRVN)} = 50 \text{ mA}, V_{(FBN)} = V_{(FBNnominal)} - 5\%$	120				
	Current source voltage drop ⁽¹⁾	$I_{(DRVN)} = 100 \text{ mA}, V_{(FBN)} = V_{(FBNnominal)} -5\%$	235			m۷	
	Line regulation	9.5 V ≤ Vin ≤ 14 V, I _O = 1 mA		0.098		%/\	
	Load regulation	$1 \text{ mA} \le I_{O} \le 100 \text{ mA}, \text{ VGL} = -5 \text{ V}$		0.055		%/m	
POSITIV	E CHARGE PUMP (POUT)						
Vo	Output voltage range				30	V	
V _{FB}	Feedback regulation voltage	CTRL = GND, VGH = open	1.187	1.214	1.238	V	
I _{FB}	Feedback input bias current			10	100	nA	
10		Doubler Mode (x2); I _(POUT) = 20 mA		98			
		Doubler Mode (x2); $I_{(POUT)} = 50 \text{ mA}$		63			
	Effective output resistance	Tripler Mode (x3); $I_{(POUT)} = 20 \text{ mA}$		143		Ω	
		Tripler Mode (x3); $I_{(POUT)} = 50 \text{ mA}$		91			
	Load regulation	$1 \text{ mA} \le \text{lout} \le 51 \text{ mA}, \text{VGH} = 23.9 \text{ V}$		0.0022		%/m	
HIGH VO	DLTAGE SWITCH VGH			0.00LL		/0/111	
	POUT to VGH R _{DS(on)}	CTRL = high, POUT = 27 V, I = 20 mA		10	18		
R _{DS(on)}	DRN to VGH R _{DS(on)}	CTRL = low, $V_{(DRN)} = 5 \text{ V}$, $I = 20 \text{ mA}$		40	60	Ω	
Loov	DRN input current	CTRL = low, $V_{(DRN)} = 3V$, $V = 20$ HK CTRL = low, $V_{(DRN)} = 10$ V		10	00	μA	
(DRN)		$CTRL = high to low, POUT = 27 V, V_{(DRN)} = GND$		120		μΑ	
t _{dly}	CTRL to VGH propagation delay	$CTRL = night to low, POUT = 27 V, V_{(DRN)} = GND$ $CTRL = low to high, POUT = 27 V, V_{(DRN)} = GND$		120		ns	
D	VGH pull down resistance	EN = low, I = 20 mA		140		kΩ	
	•			1		K17	
	REGULATOR CONTROLLER Vaux		0.0				
V _{EB}	Emitter voltage range		2.3	1 010	15	V	
V _{FB}	Feedback regulation voltage		-2%	1.213	2%		
I _(BASE)	Base sink current	V _(BASE) = 3.3 V-1V, VFBLDO = 1.15 V	25			mA	
()		V _(BASE) = 2.5 V-1V, VFBLDO = 1.15 V	15				
	Power supply rejection ratio	LDO input		65		dB	
		$GV \subset V$ in $C = 14 V I = 1 m A$	1			0/ /\	
	Line regulation	$6V \le Vin \le 14 V$, $I_{(load)} = 1 mA$, Vaux = 1.6 V		0.007		%/	

(1) The maximum charge pump output current is half the drive current of the internal current source or sink

ELECTRICAL CHARACTERISTICS (continued)

AVIN=VINB=SUPN=12V, EN=REGOUT, Vs = 15V, Vlogic = 3.3V , Vaux = 1.8V, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(POUT)	Positive charge pump output voltage	TPS65167, HVS = high	29	30	31	V
	RHVS pull down resistance	TPS65167A, TPS65167, HVS = high, $I_{(HVS)}$ = 100 μ A	450	650	850	Ω
I _{lkg}	RHVS leakage current	TPS65167A, TPS65167, HVS = low, $V_{(RHVS)}$ = 5 V			100	nA



NOTE: The thermally enhance PowerPAD is connected to GND.

TERMINAL FUNCTIONS

TERMINAL		- I/O	DECODIDITION
NAME	NO.	1/0	DESCRIPTION
VINB	1	Ι	Power input for the buck converter.
BOOT	2	I	This pin generates the gate drive voltage for the Buck converter. Connect a 100 nF from this pin to the switch pin of the step-down converter SWB.
SWB	3, 4	0	Switch pin of the step-down converter
PGND	5		Power ground for the step-down converter
PGND	6		Power ground for the negative charge pump
VLOGIC	7	I	Output sense of the step-down converter
FBB	8	I	Feedback pin of the step-down converter
REGOUT	9	0	Output of the internal 5V regulator. Connect a 4.7 µF bypass capacitor to this pin.
REF	10	0	Internal reference output typically 1.213 V. Connect a 100 nF bypass capacitor to this pin.
FBN	11	I	Feedback pin of negative charge pump
SUPN	12	I	Power supply pin for the negative charge pump driver.

Copyright © 2007–2008, Texas Instruments Incorporated




TERMINAL FUNCTIONS (continued)

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
DRVN	13	I/O	Drive pin of the negative charge pump.
GND	14		Power ground for the positive charge pump
C1P	15		Positive charge pump flying capacitor
C1N	16		Positive charge pump flying capacitor
C2P	17		Positive charge pump flying capacitor
C2N	18		Positive charge pump flying capacitor
SUP	19	I/O	Power supply pin of the positive charge pump and control voltage for the boost regulator Vs. Connect this pin with a short and wide PCB trace to the output of the boots converter
FBP	20		Feedback of the positive charge pump
POUT	21		Output of the positive charge pump converter
VGH	22		Output of the high voltage switch and gate shaping function block
DRN	23		Termination of the low side switch of the gate voltage shaping block
CTRL	24	I	Control input for the gate voltage shaping block. Connect this pin to REGOUT if the gate voltage shaping function is not used.
GDLY	25	0	Connecting a capacitor from this pin to GND allows to set the delay time between the boost converter Vs and VGH. Note that VGH is controlled by CTRL as well.
EN	26	I	This is the enable pin of the boost converter Vs, negative charge pump VGL and positive charge pump POUT. This pin is a dual function pin. EN can be held high if no start-up delay is desired or a capacitor can be connected to this pin. The capacitor determines the start-up delay time.
HVS	27	I	Logic control input to force the device into High Voltage Stress Test. With HVS = low the high voltage stress test disabled. With the TPS65167 and HVS = high the high voltage stress test is enabled for Vs and for VGH. With the TPS65167A and HVS = high the high voltage stress test is enabled for Vs only.
RHVS	28	I/O	This resistor sets the voltage of the boost converter Vs when the High Voltage Stress test is enabled. (HVS = high). With HVS = high the RHVS pin is pulled to GND which sets the voltage for the boost converter during High Voltage Stress. When HVS is disabled (HVS = low) the RHVS pin is high impedance.
FB	29	I	Feedback of the boost converter Vs
COMP	30	I/O	Compensation for the regulation loop of the boost converter generating Vs. Typically a 22 nF compensation capacitor is connected to this pin.
TEMP	31	0	This is the output of the internal device temperature sensor. The output voltage is proportional to the chip temperature.
PGND	32, 33		Power Ground for the boost converter Vs
SW	34, 35	I/O	Switch pin of the boost converter generating Vs
GD	36	I/O	Gate drive. This pin controls the external isolation MOSFET.
GND	37		Analog Ground for the internal reference
AVIN	38	Ι	Analog input voltage of the device. Bypass this pin with a 0.47 μ F bypass capacitor.
FBLDO	39	Ι	Feedback of the LDO controller
BASE	40	I/O	BASE drive of the external PNP transistor
PowerPAD			Analog GND for the internal reference

6

Copyright © 2007–2008, Texas Instruments Incorporated

FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS

Table 1. Table of Graphs

			FIGURE
Main Bo	ost Converter (Vs)		
η	Efficiency boost converter	vs Load currents	Figure 1
	Softstart boost converter	vs Load currents	Figure 2
	PWM operation	at nominal load current	Figure 3
	PWM operation	at light load current	Figure 4
	Overvoltage protection		Figure 5
	Short-circuit power down cycling		Figure 6
	Load transient response boost converter		Figure 7
Step-Do	wn Converter (Vlogic)		
η	Efficiency buck converter	vs Load currents	Figure 8
	PWM operation	at nominal load current	Figure 9
	PWM operation	at light load current	Figure 10
	Softstart buck converter		Figure 11
	Load transient response buck converter		Figure 12
LDO Cor	ntroller		
Vaux	Load transient response LDO controller		Figure 13
Negative	e Charge Pump Driver		
	VGL	vs Load current - doubler stage	Figure 14
Positive	Charge Pump Driver		
	VGH	vs Load current	Figure 15
Tempera	ture Sensor		
	V _{Temp}	vs Temperature	Figure 16
System I	Performance		
	Gate voltage shaping VGH		Figure 17
	Power up sequencing	EN connected to REGOUT	Figure 18
	Power up sequencing	External capacitor connected to EN	Figure 19
	Power up sequencing	REGOUT vs VREF	Figure 20

8


Copyright © 2007-2008, Texas Instruments Incorporated

V_I = 12 V,


V_O = 15 V, I_O = 500 mA

800ps/pt









OVER VOLTAGE PROTECTION






Figure 12.





المراجعة المرجعة المرجعة المراجعة المراجعة المراجعة المراجعة المراجعة المراجعة المراجعة المراجع المراجع المراجع










Figure 15.

















APPLICATION INFORMATION




Figure 21. Control Block TPS65167

Regulator REGOUT and Reference REF

The 4.8 V regulator REGOUT and reference REF is always on as long as the input voltage is above the device undervoltage lockout of typically 5.2 V. To ensure a correct start-up, the reference voltage REF needs to come up faster than the regulator voltage REGOUT. In other words as REF = 1.213 V then REGOUT must remain < 4.25 V to assure proper start-up (Figure 22).




Figure 22. Power-up Sequencing (REGOUT vs VREF)

This is implemented by connecting a 4.7 μ F bypass capacitor to REGOUT and a 100 nF bypass capacitor to the REF pin. If the bypass capacitor on the REF pin is selected larger than 100 nF, then the bypass capacitor on REGOUT needs to be increased accordingly. Refer to Table 2 to properly select a bypass capacitor.

The REF pin provides a reference output which is used to regulate the negative charge pump. In order to have a stable reference voltage, a 100 nF bypass capacitor is required, which needs to be connected directly from REF to GND (pin 37) for best noise immunity. The reference output has a current capability of 30 μ A which must not be exceeded. Therefore, the feedback resistor value from FBN to REF must not be smaller than 40 k Ω .

Table 2	Bypass	Capacitor	Selection
---------	--------	-----------	-----------

	REGOUT	Type/Rating	REF	Туре
Option 1	4.7 μF	X7R or X5R/10V	100 nF	x7R or X5R
Option 2	10 μF	X7R or X5R/10V	220 nF or 100 nF	x7R or X5R

Temperature Sensor Output TEMP

The device provides a temperature sensor output measuring the actual chip temperature. This pin has an analog output capable of driving 200 μ A. The TEMP pin requires a 1 nF output capacitor to provide a stable output voltage. At 85°C, the typical output voltage is 2.037 V with a temperature coefficient of 5.9 mV/°C. See Figure 16 for the output characteristic of the temperature output.

Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive die temperatures. Once the thermal shutdown is exceeded, the device enters shutdown. The device can be enabled again by cycling the EN pin or input voltage to ground.

Undervoltage Lockout

To avoid mis-operation of the device at low input voltages an undervoltage lockout is included which shuts down the device at voltages lower than 5.2 V.

Short circuit protection (all outputs)

All the outputs have a short circuit protection implemented.



Boost converter Vs: A short circuit is detected when the voltage on SUP, that is connected to the output falls typically below 4.5V. Then the isolation switch is opened by pulling GD high. After a delay of typically 60mS the isolation switch is closed again and restarts the output automatically. See Figure 6.

Buck converter Vlogic: During a short circuit even the output current is typically limited to the buck converter switch current limit of 3.5A and the switching frequency is reduced.

Negative charge pump VGL: As the output falls below the power good limit threshold the output current is limited to the softstart current limit of the negative charge pump.

Positive charge pump output VGH: As the output POUT falls below its power good threshold then the internal gate voltage shaping switch opens disconnecting the load from POUT. As the output POUT exceeds the power good threshold again the internal switch of the gate voltage shaping block is closed again. The VGH output cycles as long as the short circuit event remains.

LDO controller VAUX: During a short circuit event the maximum output current is given by the gain of the external transistor. Depending on the selected output transistor the power dissipation of the external transistor might be exceeded during a short circuit event. Using a base series resistor protects the IC during a short circuit event.

Start-Up Sequencing

The device has an adjustable start-up sequencing to provide correct sequencing as required by LCD. When the input voltage exceeds the undervoltage lockout threshold, then the step-down converter and LDO controller start-up at the same time. As the enable signal (EN) goes high, the negative charge pump starts up followed by the boost converter Vs starting at the same time as the positive charge pump. See the typical curves shown in Figure 18, Figure 19, and Figure 23.




Figure 23. Power Up Sequencing

Copyright © 2007–2008, Texas Instruments Incorporated



Enable EN

The enable is a dual function pin. It can be used as a standard enable pin that enables the device once it is pulled high by a logic signal or connected to the REGOUT pin.

The enable can not be connected directly to Vin due to its maximum voltage rating!

If no logic control signal is available, it is also possible to connect a capacitor to this pin to set the delay time t_d as shown in Figure 23 and Figure 19.

Delay GDLY

The capacitor connected to GDLY sets the delay time from the point when the boost converter Vs reaches its nominal value to the enable of the gate voltage shaping block.

Setting the Delay Times GDLY, EN delay

Connecting an external capacitor to the GDLY and EN pin sets the delay time. To set the delay time, the external capacitor is charged with a constant current source of typically 5 μ A. The delay time is terminated when the capacitor voltage has reached the threshold voltage of Vth = 1.230 V. The external delay capacitor is calculated:

$$C_{dly} = \frac{5 \,\mu A \,x \,td}{Vref} = \frac{5 \,\mu A \,x \,td}{1.23 \,V} \tag{1}$$

with t_d = Desired delay time

Example for setting a delay time of 2.3 mS

$$C_{dly} = \frac{5 \ \mu A \ x \ 2.3 \ ms}{1.23 \ V} = 9.3 \ nF \implies C_{dly} = 10 \ nF$$
 (2)

Boost Converter

The main boost converter operates in Pulse Width Modulation (PWM) and at a fixed switching frequency of 750 kHz The converter uses a unique fast response, voltage-mode controller scheme with feed-forward input voltage . This achieves excellent line and load regulation (0.2% A load regulation typical) and allows the use of small external components. To add higher flexibility to the selection of external component values the device uses external loop compensation. Although the boost converter looks like a non-synchronous boost converter topology operating in discontinuous conduction mode at light load, the device will maintain continuous conduction even at light load currents. This is achieved with a novel architecture using an external Schottky diode with an integrated MOSFET in parallel connected between SW and SUP. See the Functional Block Diagram. The intention of this MOSFET is to allow the current to go below ground that occurs at light load conditions. For this purpose, a small integrated P-Channel MOSFET with typically 10 Ω R_{DS(on)} is sufficient. When the inductor current is positive, the external Schottky diode with the lower forward voltage will carry the current. This causes the converter to operate with a fixed frequency in continuous conduction mode over the entire load current range. This avoids the ringing on the switch pin as seen with standard non-synchronous boost converter, and allows a simpler compensation for the boost converter.






Figure 24. Block Diagram Boost Converter

Softstart (Boost Converter)

The main boost converter has an internal softstart to prevent high inrush current during start-up. The device incorporates a digital softstart increasing the current limit in digital current limit steps. See Figure 2 for the typical softstart timing.

High Voltage Stress Test (Boost converter and positive charge pump)

The TPS65167 and TPS65167A incorporates a high voltage stress test where the output voltage of the boost converter Vs and the positive charge pump POUT is set to a higher voltage compared to the nominal programmed output voltage. The High Voltage Stress test is enabled by pulling the HVS pin to high. With HVS = high, the voltage on POUT, respectively VGH, remains unchanged with the TPS65167A and the TPS65167 regulates to a fixed output voltage of 30 V. The boost converter Vs is programmed to a higher voltage determined by the resistor connected to RHVS. With HVS = high the RHVS pin is pulled to GND which sets the voltage for the boost converter during the High Voltage Stress Test. The output voltage for the boost converter during high voltage stress test is calculated as:

$$Vs_{HVS} = V_{FB} \frac{R1 + R2//R3}{R2//R3} = 1.146V \frac{R1 + R2//R3}{R2//R3}$$
$$R3 = \frac{R1 \times R2}{\left(\frac{Vs_{HSV}}{V_{FB}} - 1\right) \times R2 - R1}$$

(3)

With:

 Vs_{HVS} = Boost converter output voltage with HVS = high

 $V_{FB} = 1.146 V$

Overvoltage Protection

The main boost converter has an overvoltage protection of the main switch M1 if the feedback pin (FB) is floating or shorted to GND causing the output voltage to rise. In such an event, the output voltage is monitored with the overvoltage protection comparator on the SUP pin. As soon as the comparator trips at typically at 20 V then the boost converter stops switching. The output voltage will fall below the overvoltage threshold and the converter continues to operate. See Figure 4.

Note: During high voltage stress test the overvoltage protection is disabled.

Input Capacitor Selection VINB, SUP, SUPN, AVIN, Inductor Input Terminal

For good input voltage filtering, low ESR ceramic capacitors are recommended. The TPS65167 has an analog input AVIN as well as a power supply input SUP powering all the internal rails. A 1-µF bypass capacitor is required as close as possible from AVIN to GND as well as from SUP to GND. The SUPN pin needs to be bypassed with a 470-nF capacitor. Depending on the overall load current two or three 22-uF input capacitors are required. For better input voltage filtering, the input capacitor values can be increased. To reduce the power losses across the external isolation switch a filter capacitance at the input terminal of the inductor is required. To minimize possible audible noise problems, two 10-µF capacitors in parallel are recommended. More capacitance will further reduce the ripple current across the isolation switch. See Table 3 and the typical applications for input capacitor recommendations.

CAPACITOR	COMPONENT SUPPLIER	COMMENTS
22 μF/16 V	Taiyo Yuden EMK316BJ226ML	Pin VINB
2 ×10 μF/25 V	Taiyo Yuden TMK316BJ106KL	Pin VINB (alternative)
2 ×10 μF/25 V	Taiyo Yuden TMK316BJ106KL	Inductor input terminal
1 μF/35 V	Taiyo Yuden GMK107BJ105KA	Pin SUP
1 μF/25 V	Taiyo Yuden TMK107BJ105KA	Pin AVIN
470 nF/25 V	Taiyo Yuden TMK107BJ474MA	Pin SUPN

Table 3. Input Capacitor Selection

Boost Converter Design Procedure

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. To simplify the calculation, the fastest approach is to estimate the converter efficiency by taking the efficiency numbers from the provided efficiency curves or to use a worst case assumption for the expected efficiency, e.g., 80%. With the efficiency number it is possible to calculate the steady state values of the application.

1. Converter Duty Cycle:
$$D = 1 - \frac{Vin \times \eta}{Vout}$$
$$lout = \left(lsw - \frac{Vin \times D}{2 \times fs \times L}\right) \times (1 - D)$$

- 2. Maximum output current:
- 3. Peak switch current: $I_{swpeak} = \frac{Vin \times D}{2 \times fs \times L} + \frac{I_{out}}{1 D}$

With Isw = converter switch current (minimum switch current limit = 3.5 A)

fs = converter switching frequency (typical 750 kHz)

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.8 as an estimation)

The peak switch current is the steady state peak switch current the integrated switch, inductor and external Schottky diode has to be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is highest. Note that the maximum output power of the device is limited by the power dissipation of the package.

Inductor Selection (Boost Converter)

The TPS65167 typically operates with a $10-\mu$ H inductor. Main parameter for the inductor selection is the saturation current of the inductor which should be higher than the peak switch current as calculated above with additional margin to cover for heavy load transients. The alternative more conservative approach is to choose the inductor with saturation current at least as high as the minimum switch current limit of 3.5 A. The second important parameter is the inductor dc resistance. The lower the dc resistance the higher the efficiency of the converter. The converter efficiency can vary between 2% to 10% when choosing different inductors. Possible inductors are shown in Table 4.

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Isat/DCR
10 µH	Sumida CDRH8D43-100	8.3 imes 8.3 imes 4.5	4 A/29 mΩ
10 µH	Wuerth 744066100	10 imes 10 imes 3.8	4 A/25 mΩ
10 µH	Coilcraft DO3316P-103	$12.95 \times 9.4 \times 5.5$	3.9 A/38 mΩ

Table 4. Inductor Selection Boost Converter

Output Capacitor Selection (Boost Converter)

For best output voltage filtering, a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value and work best with the TPS65167. Three 22- μ F or six 10- μ F ceramic output capacitors in parallel are sufficient for most applications. More capacitors can be added to improve the load transient regulation. See Table 5 for the selection of the output capacitor.

Table 5. Output Capacitor Selection

CAPACITOR	COMPONENT SUPPLIER	COMMENTS
$6 imes 10\ \mu\text{F}/25\ \text{V}$	Taiyo Yuden TMK316BJ106KL	
$3 imes 22~\mu\text{F}/25~\text{V}$	TDK C4532X7R1E226M	Alternative solution

Rectifier Diode Selection (Boost Converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the converter. The current rating for the Schottky diode is calculated as the off time of the converter times the peak switch current of the application. The minimum switch current of the converter can be used as a worst case calculation.

$$I_{avg} = (1 - D) \times Isw = \frac{Vin}{Vout} \times 3.5 A$$
 with Isw=minimum switch current of the TPS65167 (3.5 A)

Usually a Schottky diode with 2 A maximum average rectified forward current rating is sufficient for most of the applications. Secondly, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

$$P_D = I_{avg} \times V_F = Isw \times (1 - D) \times V_F = I_{sw} = \frac{Vin}{Vout} \times V_F$$
 with Isw = minimum switch current of 3.5 A

(worst case calculation)

Avg.	Or	V _{forward}	$R_{\theta JA}$	SIZE	COMPONENT SUPPLIER
3 A	20 V	0.36 at 3 A	46°C/W	S.C.	MBRS320, International Rectifier
2 A	20 V	0.44 V at 2 A	75°C/W	SMB	SL22, Vishay Semiconductor
2 A	20 V	0.5 at 2 A	75°C/W	SMB	SS22, Fairchild Semiconductor

Table 6. Rectifier Diode Selection (Boost Converter)

Setting the Output Voltage and Selecting the Feed-forward Capacitor (Boost Converter)

The output voltage is set by the external resistor divider and is calculated as:

$$V_{\text{out}} = 1.146 \text{ V} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) \tag{4}$$

Across the upper resistor a bypass capacitor is required to speed up the circuit during load transients. The capacitor is calculated as:

$$C8 = \frac{1}{2 \times \pi \times f_z \times R1} = \frac{1}{2 \times \pi \times 10000 \times R1}$$
(5)

A value coming closest to the calculated value should be used.

Compensation (COMP)

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. A single capacitor connected to this pin sets the low frequency gain. A 22-nF capacitor is sufficient for most of the applications. Adding a series resistor sets an additional zero and increases the high frequency gain. The formula below calculates at what frequency the resistor will increase the high frequency gain.

$$f_{z} = \frac{1}{2 \times \pi \times C12 \times R6}$$
(6)

Lower input voltages require a higher gain and; therefore, a lower compensation capacitor value. See the typical applications for the appropriate component selection.

Gate Drive Pin (GD) and Isolation Switch Selection

The external isolation switch disconnects the output of the boost converter once the device is turned off. The external isolation switch also provides a short-circuit protection of Vs by turning off the switch in case of a short-circuit. The Gate Drive (GD) allows control of an external isolation MOSFET switch. GD pin is pulled low when the input voltage is above the undervoltage lockout threshold (UVLO) and when enable (EN) is high. The gate drive has an internal pull up resistor to AVIN of typically 5 k Ω . In order to minimize inrush current during start-up, the gate drive pin is pulled low by an internal 10µA current sink. To further reduce this inrush current, typically a 1-nF capacitor can be connected from pin GD to the boost converter inductor. A standard P-Channel MOSFET with a current rating close to the minimum boost converter switch current limit of 3.5 A is sufficient. Table 7 shows two examples coming in a small SOT23 package. The worst case power dissipation of the isolation switch is calculated as the minimum switch current limit $\times R_{DS(on)}$ of the MOSFET. A standard SOT23 package or similar is able to provide sufficient power dissipation.

COMPONENT SUPPLIER	CURRENT RATING
International Rectifier IRLML5203	3 A
Siliconix SI2343	3.1 A

Table 7. Isolation Switch Selection

Step-Down Converter

The non-synchronous step-down converter operates at a fixed switching frequency using a fast response voltage mode topology withfeed-forward input voltage. This topology allows simple internal compensation and it is designed to operate with ceramic output capacitors. The converter drives an internal 2.8-A N-Channel MOSFET switch. The MOSFET driver is referenced to the switch pin SWB. The N-Channel MOSFET requires a gate drive voltage higher than the switch pin to turn the N-Channel MOSFET on. This is accomplished by a boost strap gate drive circuit running of the step-down converter switch pin. When the switch pin SWB is at ground, the boot strap capacitor is charged to 8 V. This way the N-Channel Gate drive voltage is typically around 8 V.

Copyright © 2007–2008, Texas Instruments Incorporated




Figure 25. Block Diagram Buck Converter

Soft-start (Step-Down Converter)

To avoid high inrush current during start-up, an internal soft-start is implemented. When the step-down converter is enabled, its reference voltage slowly rises from zero to its power good threshold of typically 90% of V_{ref} . When the reference voltage reaches this power good threshold, the error amplifier is released to its normal operation with its normal duty cycle. To further limit the inrush current during soft-start, the converter frequency is set to $1/4^{th}$ of the switching frequency f_s and th of f_s determined by the comparator that monitors the feedback voltage. See the internal block diagram. The softstart is typically completed within 1 ms.

Setting the Output Voltage, Adjustable or Fixed 3.3V (step-down converter)

The device supports a fixed 3.3-V output voltage when the feedback FBB is connected to GND. When using the external voltage divider any other output voltage can be programmed.

To set the adjustable output voltage of the step-down converter, use an external voltage divider to set the output voltage. The output voltage is calculated as:

$$V_{out} = 1.213 \text{ V} \times \left(1 + \frac{\text{R9}}{\text{R10}}\right)$$

(7)

with R10 \approx 1.2 k\Omega and internal reference voltage V(ref)typ = 1.213 V

At load currents < 1 mA, the device operates in discontinuous conduction mode. When the load current is reduced to zero, the output voltage rises slightly above the nominal output voltage. At zero load current, the device skips clock cycles but does not completely stops switching thus the output voltage sits slightly above the nominal output voltage. Therefore, the lower feedback resistor is selected to be around 1.2 k Ω to have always around 1 mA minimum load current.



Selecting the Feed-forward Capacitor (step-down converter)

The feed-forward capacitor across the upper feedback resistor divider form a zero around 170 kHz and is calculated as:

C17 =
$$\frac{1}{2 \times \pi \times 170 \text{kHz} \times \text{R9}} = \frac{1}{2 \times \pi \times 170 \text{kHz} \times 2\text{k}} = 468 \text{ pF} = 470 \text{ pF}$$
 (8)

The capacitor value closest to the calculated value is selected.

Inductor Selection (step-down converter)

The TPS65167 operates typically with a $10-\mu$ H inductor value. For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. This needs to be considered when selecting the appropriate inductor. To avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current that will be calculated as:

$$\Delta I_{L} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{L \times f} \qquad I_{\text{Lmax}} = I_{\text{outmax}} + \frac{\Delta I_{L}}{2}$$
(9)

With:

f = Switching Frequency (750 kHz)

L = Inductor Value (typically 10 μ H)

 ΔI_{L} = Peak to Peak inductor ripple current

I_{Lax} = Maximum Inductor current

The highest inductor current occurs at maximum Vin. A more conservative approach is to select the inductor current rating just for the minimum switch current limit of 2.8 A.

		· · · /	
INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Sat/DCR
10 µH	Sumida CDRH8D43-100	8.3 imes 8.3 imes 4.5	4 A/29 mΩ
10 µH	Wuerth 744066100	$10 \times 10 \times 3.8$	4 A/25 mΩ
10 µH	Coilcraft DO3316P-103	$12.95 \times 9.4 \times 5.51$	3.9 A/38 mΩ

Table 8. Inductor Selection (Step down converter)

Rectifier Diode Selection (step-down converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the step-down converter. The averaged rectified forward current that the Schottky diode must be rated is calculated as the off time of the step-down converter times the minimum switch current of the TPS65167:

$$\mathsf{D} = \frac{\mathsf{Vout}}{\mathsf{Vin}}$$

$$I_{avg} = (1 - D) \times Isw = 1 - \frac{Vout}{Vin} \times 2.8 A$$
 with Isw = minimum switch current of the TPS65167 (2.8 A)

A Schottky diode with 2 A maximum average rectified forward current rating is sufficient for most of the applications. The Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

 $P_D = I_{avg} \times V_F = Isw \times (1 - D) \times V_F$ with Isw = minimum switch current of the TPS65167 (2.8 A)

CURRENT RATING Avg.	Or	V _{forward}	$R_{\theta JA}$	SIZE	COMPONENT SUPPLIER
3A	20V	0.36 at 3A	46°C/W	S.C.	MBRS320, International Rectifier
2A	20V	0.44V at 2A	75°C/W	SMB	SL22, Vishay Semiconductor
2A	20V	0.5 at 2A	75°C/W	SMB	SS22, Fairchild Semiconductor

Table 9. Rectifier Diode Selection step-down Converter

(10)

Copyright © 2007–2008, Texas Instruments Incorporated



Output Capacitor Selection (step-down converter)

The device is designed to work with ceramic output capacitors. Two 22-µF output capacitors are sufficient for most of the applications. Larger output capacitance improves the load transient response.

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER
$2\times22~\mu\textrm{F/6.3~V}$	6.3 V	Taiyo Yuden JMK212BJ226MG

Positive Charge Pump

The positive charge pump is a fully integrated charge pump switching automatically its gain between doubler and tripler mode. As shown in Figure 26, the input voltage of the positive charge pump is the SUP pin, that is connected to the output of the main boost converter Vs.




Figure 26. Positive Charge Pump Block Diagram

The charge pump requires two 330 nF flying capacitors and a 1 μ F output capacitance for stable operation. The positive charge pump also supports a high voltage stress test by pulling the HVS pin high. This programs the output voltage to a fixed output voltage of 30 V (TPS65167 only) by using a internal voltage divider. The TPS65167A has this function disabled. In normal operation the HVS pin is pulled low and the output voltage is programmed with the external voltage divider.

$$V_{out} = 1.213 \text{ V} \times \left(1 + \frac{\text{R4}}{\text{R5}}\right)$$

$$R4 = \text{R5} \times \left(\frac{V_{out}}{V_{\text{FB}}} - 1\right) = \text{R5} \times \left(\frac{V_{out}}{1.213} - 1\right)$$
(12)

To minimize noise and leakage current sensitivity, keeping the lower feedback divider resistor R5 in the 20 k Ω range is recommended. A 100 pF feed-forward capacitor across the upper feedback resistor R4 is typically required. For the capacitor selection, see Table 11.

CAPACITOR	COMPONENT SUPPLIER	COMMENT
330 nF/35 V	Taiyo Yuden GMK212BJ334KG	Flying capacitor C9, C20
1 μF/35 V	Taiyo Yuden GMK107BJ105KA	Output capacitor on POUT

High Voltage Switch Control (Gate Voltage Shaping)

The TPS65167 has a high voltage switch integrated to provide gate voltage modulation of VGH. If this feature is not required, then the CTRL pin has to be pulled high or connected to VIN. When the device is disabled or the input voltage is below the undervoltage lockout (UVLO), then both switches Q4 and Q5 are off, and VGH is discharge by a 1-k Ω resistor over Q8, as shown in Figure 27.




Figure 27. High Voltage Switch (Gate Voltage Shaping) Block TPS65167

To implement gate voltage shaping, the control signal from the LCD timing controller (TCON) is connected to CTRL. The CTRL pin is activated once the device is enabled, the input voltage is above the under voltage lockout, all the output voltages (Vs, VGL, VGH) are in regulation and the delay time set by the GDLY pin passed by. As soon as one of the outputs is pulled below its Power Good level, Q4 and Q5 are turned off, and VGH is discharged via a $1-k\Omega$ resistor over Q8.

Copyright © 2007–2008, Texas Instruments Incorporated

With CTRL=high, Q4 is turned on, and the charge pump output voltage is present at VGH. When the CTRL pin is pulled low, then Q4 is turned off, and Q5 is turned on discharging VGH. The slope and time for discharging VGH is determined by the LC Display capacitance and the termination on DRN. It is not required or recommended to connect an additional output capacitor on VGH. There are three options available to terminate the DRN pin. The chosen solution depends mainly on the LC Display capacitance and required overall converter efficiency.




Figure 28. High Voltage Switch (Gate Voltage Shaping) Timing Diagram

Option 1 in Figure 27 discharges VGH to Vs. The lower the resistor the faster the discharge.

Option 3 in Figure 27 constantly draws current from Vs due to the voltage divider connected to Vs. The advantage of this solution is that the low level voltage VL is given by the voltage divider assuming the feedback resistor values are small and allow to discharge the LC Display capacitance during the time, toff. Therefore, the solution is not recommended for large display panels since the feedback divider resistors needs to be selected too low which draws too much current from Vs.

Option 2 does not draw any current from Vs and; therefore, is better in terms of converter efficiency. The voltage level VL where VGH is discharge to is determined by the LC Display capacitance, the resistor connected to DRN and the off time, t_{off}. The lower the resistor value connected to DRN the lower the discharge voltage level VL.

Adding any additional output capacitance to VGH is not recommend. If more capacitance is required, it needs to be added to POUT instead.

High Voltage Stress Test (positive charge pump)

The TPS65167 incorporates a high voltage stress test where the output voltage of the boost converter Vs and the positive charge pump POUT are set to a higher output voltage compared to the nominal programmed output voltage. The High Voltage Stress test is enabled by pulling HVS pin to high. This sets POUT, respectively VGH to 30 V, and the output voltage of the boost converter Vs is programmed to a higher voltage determined by the resistor connected to RHVS. With HVS = high, the RHVS pin is pulled to GND which sets the voltage for the boost converter during High Voltage Stress.

The TPS65167A has the high voltage stress test for the positive charge pump POUT disabled. The high voltage stress test function is only enabled for the boost converter Vs.

Negative Charge Pump Driver

The negative charge pump provides a regulated output voltage set by the external resistor divider. The negative charge pump inverts the input voltage applied to the SUPN pin and regulates it to the programmed voltage.

Copyright © 2007-2008, Texas Instruments Incorporated






Figure 29. Negative Charge Pump Block TPS65167

The output voltage is VGL = (-Vin) + Vdrop. Vdrop is the voltage drop across the external diodes and internal charge pump MOSFETs.

Setting the output voltage:

$$V_{out} = -V_{REF} \times \frac{R7}{R8} = -1.213 \text{ V} \times \frac{R7}{R8}$$

$$R7 = R8 \times \frac{|V_{out}|}{V_{REF}} = R8 \times \frac{|V_{out}|}{1.213}$$
(13)
(14)

Since the reference output driver current should typically not exceed 30 μ A, the lower feedback resistor value R8 should be in a range of 40 k Ω to 120 k Ω . The negative charge pump requires two external Schottky diodes. The peak current rating of the Schottky diode has to be twice the load current of the output. For the external component selection refer to Table 12.

For a 20-mA output current, the dual Schottky diode BAV99 or BAT54 is recommended.

CAPACITOR	COMPONENT SUPPLIER	COMMENT
330 nF/35 V	Taiyo Yuden GMK212BJ334KG	Flying capacitor C15
2.2 μF/10 V	Taiyo Yuden LMK107BJ225KA	Output capacitor on VGL
BAV99/BAT54	Any	Dual Schottky diode


Table 12. Capacitor Selection

LDO Controller Generating Vaux

The TPS65167 has a LDO controller using an external pass transistor. The input of the LDO controller can be the 12-V power supply input or the output of the 3.3-V logic rail, as generated by the step-down converter. The LDO controller is connected to the 3.3-V rail in order to minimize power losses across the external pass transistor.

Copyright © 2007–2008, Texas Instruments Incorporated







Setting the output voltage, LDO controller

The output voltage of the LDO controller can be set with the resistor divider connected to the output of the LDO controller. To set the LDO controller output voltage to 1.2V the feedback FBLDO can be connected directly to the output. Any other output voltages is set using the external resistor divider and is calculated as:

$$V_{out} = 1.213 \text{ V} \times \left(1 + \frac{\text{R11}}{\text{R12}}\right)$$

(15)

Input Capacitor and Output Capacitor Selection, LDO Controller

For input voltage filtering, a $1-\mu$ F input capacitor is sufficient. The output requires a least one $10-\mu$ F output capacitor for stability for load currents up to 300-mA. For load currents larger 300 mA, one 22- μ F output capacitor is required. See Table 13 for the capacitor selection.

CAPACITOR	lout	COMMENT		
1 μF/10 V		Taiyo Yuden LMK107BJ105KK	Input capacitor	
10 μF/10 V	≤300 mA	Taiyo Yuden LMK212BJ106KG	Output capacitor	
22 μF/10 V	>300 mA	Taiyo Yuden LMK212BJ226MG	Output capacitor	

Table 13. Output Capacitor Selection

Base and Emitter Base Resistor Selection

A 1-k Ω resistor (R13) is required across the emitter base of the external transistor. To limit the current into the base during a short-circuit event, a 100- Ω base resistor (R4) is required when the input is connected to the 3.3-V rail. If the input is connected to the 12-V rail, then a 1-k Ω (R4) resistor is required. R4 is optional and protects the TPS65167 in case of a short-circuit event at the output of the LDO controller.



External Transistor Selection

The external transistor is selected based on the required output current and collector saturation voltage. The maximum collector saturation voltage is only important as the output voltage is close to the input voltage. This is the case for a 3.3 V to 2.5 V conversion where the collector saturation voltage of the external transistor is lower than 800 mV. To use low cost external transistors, the TPS65167 provides a minimum base drive current of 25 mA. The other important parameter is the maximum power dissipation the external transistor must be able to handle. The power dissipation is the output current times the input to output voltage difference. See Table 14 for the transistor selection

CAPACITOR	lout	Iout COMPONENT SUPPLIER COMMENT						
PZT2907A	500 mA	Any	3.3 V to ≤2.5 V conversion at 150 mA 3.3 V to ≤1.6 V conversion at 500 mA					
BCP52	1A	Any	3.3 V to ≤2.5 V conversion					
BCP69	1A	Any	3.3 V to ≤2.5 V conversion					

Table 14. Transistor Selection

PCB Layout Design Guidelines




Figure 31. PCB Layout

1. Place the power components outlined in bold first on the PCB.

TPS65167 TPS65167A

SLVS760C-APRIL 2007-REVISED MARCH 2008



- 2. Route the traces outlined in bold with wide PCB traces.
- 3. Place a 1-µF bypass capacitor directly from the SUP pin to GND and from AVIN to GND.
- 4. Use a short and wide trace to connect the SUP pin to the output of the boost converter Vs.
- 5. Place a 470-nF bypass capacitor directly from the SUPN pin to GND.
- 6. Place the 100-nF reference capacitor directly from REF to GND close to the IC pins.
- 7. The feedback resistor for the negative charge pump between FBN and REF needs to be >40 k Ω .
- 8. Use short traces for the charge pump drive pin (DRVN) of VGL because the traces carry switching waveforms.
- 9. Place the feedback resistors of the negative charge pump away from the DRVN trace to minimize coupling
- 10. Place the flying capacitors as close as possible to the C1P, C1N and C2P, C2N pin.
- 11. Solder the PowerPad[™] of the QFN package to GND and use thermal vias to lower the thermal resistance.
- 12. A solid PCB ground structure is essential for good device performance.

The power pad is the analog ground connected to the internal reference

Pin 32, 33 are the power grounds for the boost converter Vs

Pin 5 is the power ground for the step-down converter Vlogic and internal digital circuit

Pin 6 is the power ground for the negative charge pump VGL

Pin 14 is the power ground for the positive charge pump POUT

Pin 37 is the analog ground for the internal reference

13. For more layout recommendations, see the TPS65167 evaluation module (EVM)

TPS65167 TPS65167A

SLVS760C-APRIL 2007-REVISED MARCH 2008

INSTRUMENTS www.ti.com

Texas

Ĵ.




Figure 32. Typical Application with adjustable step down converter






Figure 33. Typical Application With 3.3V Fixed Output Voltage Step Down Converter

Copyright © 2007–2008, Texas Instruments Incorporated




Figure 34. Typical Application With 1.2V LDO Controller






Figure 35. Typical Application Using Isolation Switch at the Output of the Boost Converter

Copyright © 2007–2008, Texas Instruments Incorporated



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65167ARHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65167A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65167ARHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65167ARHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


6-Feb-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65167ARHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS65167ARHAR	VQFN	RHA	40	2500	367.0	367.0	38.0

MECHANICAL DATA



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated