Rev 0; 6/07 **EVALUATION KIT AVAILABLE**

MAXM Mixed-Signal Microcontroller with Analog Comparators, LCD, and RTC

General Description

The MAXQ3100 microcontroller is a low-power, 16-bit RISC device that incorporates an integrated liquid-crystal display (LCD) interface that can drive up to 160 segments, two analog comparators with precision internal 1.25V reference voltage, and a real-time clock (RTC) module with a dedicated battery-backup supply. An internal temperature sensor allows software to monitor device temperature and optionally interrupt to alert when a temperature conversion is complete. The MAXQ3100 is uniquely suited for single-phase electricity metering applications that require an external analog front-end, but can be used in any application that requires high-performance operation. The device operates at a fixed 4.194MHz, generated from the 32.76kHz RTC crystal. The device has 8kWords of EEPROM, 512 words of RAM, three 16-bit timers, and two universal synchronous/asynchronous receiver/transmitters (USARTs). The microcontroller core and I/O are powered by a single 3.3V supply, and an additional battery supply keeps the RTC running during power outages.

Ordering Information

+Denotes a Pb-free/RoHS-compliant device.

Typical Application Circuits and Pin Configuration appear at end of data sheet.

MAXQ is a registered trademark of Maxim Integrated Products, Inc.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: **www.maxim-ic.com/errata**.

or visit Maxim's website at www.maxim-ic.com.

Applications

Features

♦ **High-Performance, Low-Power, 16-Bit RISC Core**

4.194MHz Operation, Approaching 1MIPS per MHz

3.3V Core and I/O

33 Instructions, Most Single-Cycle Three Independent Data Pointers Accelerate Data Movement with Automatic Increment/ **Decrement**

16-Level Hardware Stack

16-Bit Instruction Word, 16-Bit Data Bus 16 x 16-Bit, General-Purpose Working Registers Optimized for C-Compiler (High-Speed/Density Code)

♦ **Program and Data Memory**

8kWords EEPROM 200,000 EEPROM Write/Erase Cycles 512 Words of Internal Data RAM JTAG-Compatible Debug Port Bootloader for Programming

♦ **Peripheral Features**

Up to 27 General-Purpose I/O Pins, Most 5V **Tolerant** 160-Segment LCD Driver Up to 4 COM and 40 Segments Static, 1/2, and 1/3 LCD Bias Supported No External Resistors Required Two Analog Comparators with Internal +1.25V Precision Reference

Two Serial USARTs, One with Infrared PWM **Support**

Digital Temperature Sensor Three 16-Bit Programmable Timers/Counters 8-Bit, Subsecond, System Timer/Alarm Battery-Backed, 32-Bit RTC with Time-of-Day Alarm and Digital Trim Programmable Watchdog Timer

♦ **Flexible Programming Interface**

Bootloader Simplifies Programming In-System Programming Through Debug Port Supports In-Application Programming of EEPROM

♦ **Power Consumption**

1.9mA at 4.194MHz, 3.6V Operation 1.9µA Standby Current in Sleep Mode Low-Power Divide-by-256 Mode

MAXQ3100 **MAXQ3100**

MAXM For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,

________________________________________________________________ Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage Range on DV_{DD} Relative to DGND-0.5V to +6.0V Voltage Range on Any Pin Relative to DGND (3V Tolerant)-0.5V to (DVDD + 0.5V) Continuous Output Current (Any Single I/O Pin)..........................................................25mA (All I/O Pins Combined)25mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(DV_{DD} = V_{RST}$ to 3.6V, f_{32KIN} = 32.768kHz, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.) (Note 1)

MAXM

ELECTRICAL CHARACTERISTICS (continued)

(DV_{DD} = V_{RST} to 3.6V, f_{32KIN} = 32.768kHz, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

(DV_{DD} = V_{RST} to 3.6V, f_{32KIN} = 32.768kHz, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

Note 1: Specifications to -40°C are guaranteed by design and are not production tested.

Note 2: Measured on the DV_{DD} pin with DV_{DD} = 3.6V, V_{BAT} = 3.8V, f_{32KIN} = 32.768kHz, executing from EEPROM.

Note 3: Measured on the DV_{DD} pin with DV_{DD} = 3.6V, V_{BAT} = 3.8V, f_{32KIN} = 32.768kHz, all I/O pins disconnected, and not in reset. **Note 4:** Specification guaranteed by design but not production tested.

Pin Description

Pin Description (continued)

MAXIM

Functional Diagram

MAXQ3100

MAXQ3100

Detailed Description

The following is an introduction to the primary features of the microcontroller. More detailed descriptions of the device features can be found in the data sheets, errata sheets, and user's guides described later in the Additional Documentation section.

MAXQ Core Architecture

The MAXQ3100 is a high-performance, CMOS, 16-bit RISC microcontroller with EEPROM and an integrated 160-segment LCD controller. It is structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations are completed in one cycle without pipelining, because the instruction

contains both the op code and data. The result is a streamlined 4.194 million instructions-per-second (MIPS) microcontroller.

The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. Data can be quickly and efficiently manipulated with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention. As a result, the application speed is greatly increased.

MAXM

_______________________________________________________________________________________ 7

Instruction Set

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The instruction set is highly orthogonal, allowing arithmetic and logical operations to use any register along with the accumulator. Special-function registers control the peripherals and are subdivided into register modules. The family architecture is modular, so that new devices and modules can reuse code developed for existing products.

The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher-level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are actually implemented as MOVE instructions between certain system register locations, while the assembler handles the encoding, which need not be a concern to the programmer.

The 16-bit instruction word is designed for efficient execution. Bit 15 indicates the format for the source field of the instruction. Bits 0 to 7 of the instruction represent the source for the transfer. Depending on the value of the format field, this can either be an immediate value or a source register. If this field represents a register, the lower four bits contain the module specifier and the upper four bits contain the register index in that module.

Bits 8 to 14 represent the destination for the transfer. This value always represents a destination register, with the lower four bits containing the module specifier and the upper three bits containing the register subindex within that module.

Anytime that it is necessary to directly select one of the upper 24 index locations in a destination module, the prefix register PFX is needed to supply the extra destination bits. This prefix register write is inserted automatically by the assembler and requires only one additional execution cycle.

Memory Organization

The device incorporates several memory areas:

- 2kWords utility ROM
- 8kWords of EEPROM for program storage
- 512 words of SRAM for storage of temporary variables
- 16-level, 16-bit-wide stack memory for storage of program return addresses and general-purpose use

The memory is arranged by default in a Harvard architecture, with separate address spaces for program and

data memory. The configuration of program and data space depends on the current execution location.

- When executing code from EEPROM memory, the SRAM and utility ROM are accessible in data space.
- When executing code from SRAM, the EEPROM and utility ROM are accessible in data space.
- When executing code from the utility ROM, the EEPROM memory and SRAM are accessible in data space.

Refer to the MAXQ Family User's Guide: MAXQ3100 Supplement for more details.

In all cases, whichever memory segment is currently being executed from cannot be accessed in data space. To allow the use of lookup tables and similar constructs in the memory, the utility ROM contains a set of lookup and block copy routines (refer to the user's guide supplement for more details).

The incorporation of EEPROM allows the device to be reprogrammed, eliminating the expense of throwing away one-time programmable devices during development and field upgrades. Program memory can be password protected with a 16-word key, denying access to program memory by unauthorized individuals.

Stack Memory

A 16-bit-wide internal stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced. The stack can also be used explicitly to store and retrieve data by using the PUSH, POP, and POPI instructions.

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the stack location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at the stack location pointed to by SP, and then decrement SP.

Utility ROM

The utility ROM is a 2kWord block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines that can be called from application software. These include:

- In-system programming (bootloader) over the JTAGcompatible debug port
- In-circuit debug routines
- User-callable routines for in-application flash programming and code space table lookup

Figure 1. Memory Map When Executing from EEPROM

MAXQ3100

MAXQ3100

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to the start of user-application code (located at address 0000h), or to the bootloader. Routines within the utility ROM are useraccessible and can be called as subroutines by the application software. More information on the utility ROM contents is contained in the user's guide supplement for this device.

Some applications require protection against unauthorized viewing of program code memory. For these applications, access to in-system programming, inapplication programming, or in-circuit debugging functions is prohibited until a password has been supplied.

A single password-lock (PWL) bit is implemented in the SC register. When the PWL is set to one (power-on reset default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When PWL is cleared to zero, these utilities are fully accessible without the password. The password is automatically set to all ones following a mass erase.

Programming The microcontroller's EEPROM can be programmed by two different methods: in-system programming and inapplication programming. Both methods afford great flexibility in system design as well as reduce the life-cycle cost of the embedded system. In-system programming can be password protected to prevent unauthorized access to code memory.

In-System Programming

An internal bootloader allows the device to be reloaded over a simple JTAG-compatible debug port. As a result, system software can be upgraded in-system, eliminating the need for a costly hardware retrofit when software updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another microcontroller, or a connection to a PC serial port using a serial-to-JTAG converter such as the one included in the MAXQ3100 evaluation kit. If in-system programmability is not required, a commercial gang programmer can be used for mass programming.

Activating the debug port and loading the test access port (TAP) with the system programming instruction invokes the bootloader. Setting the SPE bit to 1 during reset through the debug port executes the bootloadermode program that resides in the utility ROM. When programming is complete, the bootloader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

The following bootloader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

In-Application Programming

The in-application programming feature allows the microcontroller to modify its own program memory from its application software. This allows on-the-fly software updates in mission-critical applications that cannot afford downtime. Alternatively, it allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible programming functions that erase and program memory. These functions are described in detail in the user's guide supplement for this device.

Register Set

Most functions of the device are controlled by sets of registers. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality that may be included by different products based on the MAXQ architecture. This functionality is broken up into discrete modules so that only the features required for a given product need to be included. Tables 1 and 4 show the MAXQ3100 register set.

Table 1. System Register Map

Note: Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide. Registers in module AP are bit addressable.

Table 2. System Register Bit Functions

MAXIM

Table 3. System Register Reset Values

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

Table 4. Peripheral Register Map

REGISTER INDEX	MO (0h)	M ₁ (1h)	M ₂ (2h)	M ₃ (3h)
Oh	PO ₀	PO ₁	PO ₂	PO ₃
1h	SCONO	SCON1	LCFG	RTRM
2h	SBUF ₀	SBUF1	LCRA	RCNT
3h	TOCN	T ₂ CNB	LCD ₀	CCNO
4h	TOL	T _{2H}	LCD1	CCN1
5h	T ₁ CN	T ₂ RH	LCD ₂	$\overline{}$
6h	T ₁ MD	T ₂ CH	LCD ₃	TEMPR
7h	EIF ₀	EIF1	LCD4	TPCFG
8h	PIO	PI1	PI2	PI3
9h	SMD ₀	SMD1	LCD ₅	RTSS
Ah	PR ₀	PR ₁	LCD6	RTSH
Bh	TOH	T ₂ CNA	LCD7	RTSL
Ch	T ₁ L	T ₂ CF _G	LCD8	RSSA
Dh	T _{1H}	T2V	LCD9	RASH
Eh	T _{1CL}	T ₂ C	LCD10	RASL
Fh	T ₁ CH	IRCN	LCD11	PWCN
10h	PD ₀	PD ₁	PD ₂	PD ₃
11h		T ₂ R	LCD12	
12h			LCD13	$\overline{}$
13h	\equiv		LCD14	
14h			LCD15	
15h			LCD16	$\overline{}$
16h	$\overline{}$		LCD17	
17h	\equiv		LCD18	
18h			LCD19	
19h	$\qquad \qquad =$	$\overbrace{}$		
1Ah		$\overline{}$	$\overline{}$	$\overline{}$
1Bh	$\overline{}$			
1Ch	\equiv			$\overline{}$
1Dh	$\overline{}$		$\overline{}$	
1Eh	EIEO	EIE1	$\overline{}$	$\overbrace{}$
1Fh	EIES0	EIES1	$\overline{}$	$\overline{}$

Note: Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide.

SBUF_{0.0} PO0.0 OCADES FOADES NOADES 60 DES FOADES SOLDES SOLDES AND DES FOADES TO DE SOLDES SAN ANNE DES FOADES SOLDES DE SOLDES T1CL.0 PO1.0 OLLINGS F.L.INGS OLLINGS OLLINGS T.L.INGS SLLINGS OLLINGS L.L.INGS I SPUFI.NGS I SBUFI.NGS I SPUFI.NGS I SPUFI. T2V.8 PR1.0 TOL.0 CP/RL1 T1CN TF1 EXF1 T1OE DCEN EXEN1 TR1 C/T1 CP/RL1 PR0.0 TOH.O T_{1H.O} T2R.8 T2C.8 PI0.0 FEDE **T1L.0** T1CL T1CL T1CL T1CL T1CL T1CL T1CL.4 TO T1CL.4 T1CL.4 T1CL.1 T1CL.1 T1CL.1 T1CL.1 T1CL.1 T1CL.1 T1CL. PD0.0 SBUF1. P11.0 FEDE PO0 PO0.6 PO0.6 PO0.6 PO0.6 PO0.6 PO0.6 PO0.4 PO0.
PO0.4 PO0.4 PO T₁M PO1 — — — — PO1.3 PO1.2 PO1.1 PO1.0 TC2L 010L T10L. (19L.1 T0L.1 T0L. SMD0 EIR OFS — — — ESI SMOD FEDE PR0 PR0.15 PR0.14 PR0.13 PR0.12 PR0.11 PR0.10 PR0.9 PR0.8 PR0.7 PR0.6 PR0.5 PR0.4 PR0.3 PR0.2 PR0.1 PR0.0 T0H T0H.7 T0H.6 T0H.5 T0H.4 T0H.3 T0H.2 T0H.1 T0H.0 T1L T1L.7 T1L.4 T1L.4 T1L.6 T1L.7 T1L.1 T1L.2 T1L.4 T1L.4 T1L.4 T1L.7 T1L.7 T1H T1H.7 T1H.6 T1H.5 T1H.4 T1H.3 T1H.2 T1H.1 T1H.0 PO0d Product Pod Product Pod Product Pod Product Pod Product Product Product Product Product Product Product P
Pod Product Pr T2H T2V.15 T2V.14 T2V.13 T2V.12 T2V.11 T2V.10 T2V.9 T2V.8 T2RH T2R.15 T2R.14 T2R.13 T2R.12 T2R.11 T2R.10 T2R.9 T2R.8 T2CH T2C.15 T2C.14 T2C.13 T2C.12 T2C.11 T2C.10 T2C.9 T2C.8 SMD1 — — — — — ESI SMOD FEDE PR1 PR1.15 PR1.14 PR1.13 PR1.12 PR1.11 PR1.10 PR1.9 PR1.8 PR1.7 PR1.6 PR1.5 PR1.4 PR1.3 PR1.2 PR1.1 PR1.0 $\mathop{\mathsf{S}}$ $\underline{\mathbb{E}}0$ PIOLE PI
PIOLE PIOLE PI EXO $\overline{\Box}$ T2CNB ET2L T2OE1 T2POL1 — TF2 TF2L TCC2 TC2L $\underline{\mathsf{I}}\mathsf{E} \mathsf{B}$ O'LE | L'EL | O'LE | O'LE | O'LE | PI1.4 PI1.1 PI1
PI1.1 PI1.1 PI T1MD — — — — — — ET1 T1M EIE0 EX7 EX6 EX5 EX4 EX3 EX2 EX1 EX0 $\overline{\mathbbm{c}}$ EIF0 IE7 IE6 IE5 IE4 IE3 IE2 IE1 IE0 $\overline{\mathbbm{c}}$ EIF1 — — — — IE11 IE10 IE9 IE8 \bullet TOCN $\begin{bmatrix} \end{bmatrix}$, $\begin{bmatrix} \end{bmatrix}$, $\begin{bmatrix} \end{bmatrix}$, $\begin{bmatrix} \end{bmatrix}$ and $\begin{bmatrix} \end{bmatrix}$ EIES0 IT7 IT6 IT5 IT4 IT3 IT2 IT1 IT0 IE I SAC SAL DE ZIE REN DE ENS HILDENS I DE TE I DE TE I DE SACOS SCON1 SM0/FE SM1 SM2 REN TB8 RB8 TI RI $\begin{array}{cccccccccccccccccc} 15 & 14 & 13 & 12 & 11 & 10 & 9 & 9 & 8 & 7 & 6 & 6 & 5 & 4 & 3 & 3 & 2 & 1 & 1 & 0 \end{array}$ SBUF1.1 SBUF_{0.1} T1CL.1 PR1.1 PD0.1 PO1.1 T2V.9 SMOD PO0.1 $TOL.1$ SMOD $TOH.1$ 71.1 T1H.1 TCC2 T2R.9 T2C.9 $C\overline{11}$ PR0.1 $P1.1$ PI0.1 $\overleftarrow{\text{E}}$ $\bar{\Xi}$ \equiv $\overline{\Sigma}$ 靣 $\mathrel{\mathop{=}}$ \overline{F} \bar{E} SBUF1.2 SBUF0.2 T_{1CL2} T2V.10 T2R.10 TOH.2 $T1H.2$ PD0.2 PO1.2 T2C.10 PR1.2 PR0.2 \mathbf{a} $70L.2$ $T1L.2$ $P1.2$ PI0.2 **TF2L** TR1 RB8 IE10 RB8 $G\overline{T}$ $\overline{\text{SO}}$ EX2 $\mathop{\boxdot}\limits^{\mathop{\mathsf{C}}\limits}$ POO. $\underline{\mathbb{E}}$ $\overline{\textrm{SO}}$ \mathbf{a} $\begin{array}{c} \hline \end{array}$ SBUF_{0.3} SBUF1.3 T1CL.3 $T2V.11$ EXEN1 T1H.3 T2R.11 T2C.11 PR1.3 PO0.3 $TOL.3$ TOH.3 PD0.3 PO1.3 GATE PR0.3 $T1L.3$ PI0.3 P11.3 \mathbb{B}^8 EX3 TB8 TF₂ E_{L} $\overline{\mathbb{E}}$ 1 $\mathbb{E}3$ $\begin{array}{c} \hline \end{array}$ $\boldsymbol{\omega}$ SBUF0.4 T2V.12 SBUF1.4 T1CL.4 T2R.12 T2C.12 **DCEN** $THH.4$ PO0.4 **TOL.4** PR0.4 **TOH.4** $T1L4$ PD0.4 PR1.4 REN TRO PI0.4 REN EX4 $\overline{\mathbb{F}}$ $\mathbb{E}4$ $\ddot{}$ $\overline{}$ $\overline{1}$ $\begin{array}{c} \hline \end{array}$ SBUF_{0.5} **SBUF1.5** T2C.13 T1CL.5 T2POL1 T2R.13 PO0.5 TOL.5 PR0.5 **TOH.5** $T1L.5$ T1H.5 PD0.5 T2V.13 T1OE ro. PI0.5 SM₂ $\mathbb{P}^{\mathbb{C}}$ EX5 SM₂ ГĎ $\underline{\mathsf{E}}\mathsf{S}$ \mathbb{I} PR1. LO. SBUF0.6 SBUF1.6 $T2V.14$ T1CL.6 T2R.14 T2C.14 T1H.6 PD0.6 T2OE1 PO0.6 **TOL.6 TOH.6** $T1L6$ EXF1 PI0.6 PR0.6 PR1.6 SM₁ TOM OFS EX6 SM1 ΓG ΙE6 $\begin{array}{c} \hline \end{array}$ $\begin{array}{c} \hline \end{array}$ \bullet БĪ **REGISTER BIT** REGISTER SBUFO.7 **SBUF1.7** T1CL.7 **SMO/FE** T2V.15 T2R.15 T2C.15 SMO/FE PO0.7 THE₇ PD0.7 PR0.7 **TOH.7** $T1L.7$ PR1.7 $TOL.7$ PI0.7 $ET2L$ $\overline{10}$ $\overleftarrow{\mathbb{E}}$ $\widetilde{\mathbb{E}}$ EX7 $\overline{\Box}$ ΙĒ $\overline{}$ PR0.8 $\overline{\omega}$ ∞ PR1. PR0.9 PR1.9 െ **Table 5. Peripheral Register Bit Functions** PR1.10 PR0.10 \overline{a} PR0.11 PR1.11 Ħ PR1.12 $\frac{1}{2}$ $\frac{1}{2}$ PRO. PR0.13 PR1.13 $\ddot{\mathbf{c}}$ PR0.14 PR1.14 $\overline{1}$ $\frac{15}{2}$ PR1.15 $\frac{51}{2}$ PR0.1 **REGISTER** SCOND T2CNB **SBUFO** SCON1 TOCN TICN T1MD SMDO EIES0 SBUF1 T2RH T2CH PO_O EIFO $\frac{\top}{\top}$ TICL $_{\rm PDO}$ EIEO PO₁ $T2H$ $\overleftarrow{\Xi}$ **SMD1** $\overline{\mathsf{p}}$ $\frac{1}{2}$ PRO \overline{P} $\overline{\mathbb{H}}$ $\overleftarrow{\mathbb{L}}$ **PRT**

Mixed-Signal Microcontroller with Analog Comparators, LCD, and RTC

MAXIM

Table 5. Peripheral Register Bit Functions

MAXQ3100

MAXQ3100

MAXQ3100

MAXIM

$\boxed{\text{CD}14.0}$ TEMPR.O $-CD16.0$ $-CD17.0$ $-CD18.0$ $-CD19.0$ RTSH.0 RSSA.0 RASH.0 RASL.0 LCD13.0 LCD15.0 PO3.0 RTSS.0 Q OSCOJ L'SLOJ (SLOJ S'SLOJ L'SLOJ L'SLOJ S'SLOJ L'SLOJ (L'SLOJ L'SLOJ) L'ALCONIA L'ALCONIA L'ALCONIA L'ALCONIA
OSCOJ L'ALCONIA SLOJ L'ALCONIA SLOJ L'ALCONIA L'ALCONIA L'ALCONIA L'ALCONIA L'ALCONIA L'ALCONIA L'ALCONIA L'AL Of the contract of the contrac LCD15 LCD15.7 LCD15.7 LCD15.7 LCD15.7 LCD15.0 LCD15.0 LCD15.0 LCD15.0 LCD15.0 LCD15.4 LCD15.1 LCD15.4 LCD15.1 LCD15.1 LCD15.1 LCD15.1 LCD15.4 091001 L'91001 | N'91001 | R'91001 | R'91001 | R'91001 | N'91001 | L'91001 | L'91001 | L'91001 | L'91001 | L'9
091001 | DECOLOGIES | DECOLOGIES | DECOLOGIES | L'91001 | L'91001 | L'91001 | L'91001 | L'91001 | L'91001 | L' OCD17 LCD17 LCD17 PCD17 PCD17 LCD17 LCD17 LCD17 LCD17.1 LCD17.1 LCD17.1 LCD17.1 LCD17.1 LCD17.1 LCD17.1 LCD17. CONSIGUT REGUM REGUM REGUM REGUM REGUM REGUM REGUM DE LA DE LA
CONSIGUT REGUM REGUM REGUM REGUM REGUM REGUM DE LA LCD19 LCD19.7 LCD19.6 LCD19.5 LCD19.4 LCD19.3 LCD19.2 LCD19.1 LCD19.0 TEMPR .7 TEMPR 5 TEMPR .5 TEMPR .3 TEMPR .2 TEMPR.1 TEMPR.0
TEMPR .15 T.14 T.13 T.12 T.1 T.1 T.10 .9 .8 START PD3.0 TRMO RTCE PI3.0 POSS.0 RTSS.6 RTSS.6 RTSS.1 RTSS.
2 RTSS.1 RTS RTSH.7 RTSH.6 RTSH.5 RTSH.4 RTSH.3 RTSH.2 RTSH.1 RTSH.0 RSTL.7 RTSL.6 RTSL.5 RTSL.4 RTSL.3 RTSL.2 RTSL.1 RTSL.0 z RSSA.7 RSSA.6 RSSA.5 RSSA.4 RSSA.3 RSSA.2 RSSA.1 RSSA.0
8 RASH — — — — RASH.3 RASH.2 RASH.1 RASH.0 RASL.7 RASL.6 RASL.5 RASL.4 RASL.3 RASL.2 RASL.1 RASL.0 BOD TPCFG $\begin{bmatrix} \text{PDE} & \text{PDE} \end{bmatrix}$, and $\begin{bmatrix} \text{RES1} & \text{RES0} \end{bmatrix}$ start PO3.0 PO3.6 PO3.5 PO3.4 PO3.1 PO3.1 PO3.4 RTRM IRM3 TRM1 TRM6 TRM6 TRM6 TRM5 TRM4 TRM3 TRM2 TRM1 TRM0
RTRM RCNT WE — — — — — FT SQE ALSF ALDF RDYE RDY BUSY ASE ADE RTCE PO3.0 PD3.6 PD3.6 PD3.6 PD3.6 PD3.4 PD3.4 PD3.2 PD3.0 PD3.2 OSCIA — PI3.4 PI3.1 PI3. RTSL. PWCN — — — — — — — BOD \circ $\overline{}$ $\overline{}$ 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 $CCNO$ $\begin{array}{|c|c|c|c|c|}\n\hline\n\text{CCMO} & \text{CME} & \text{CME} & \text{CMM} & \text{CMM} & \text{CMM} & \text{CMO} & \text{CMPOL} &$ CCN1 CMON LOMON CMON CMIE CMF CMM CMM — CMO CMOOL — CMOOL — CMOOL — LCD13.1 LCD14.1 LCD16.1 LCD17.1 LCD15.1 LCD18.1 LCD19.1 TEMPR.1 RASH.1 CMPOL CMPOL RTSS.1 RTSH.1 RTSL.1 RSSA.1 RASL.1 PO3.1 Pl3.1 PD3.1 TRM1 ADE RES0 LCD14.3 LCD14.2 LCD15.3 LCD15.2 LCD16.2 LCD17.2 LCD13.2 LCD19.2 TEMPR.2 RASH.2 LCD18.2 RTSH.2 RSSA.2 RASL.2 PO3.2 RTSS.2 Ņ TRM2 PD3.2 CMO CMO RES¹ Pl3.2 ASE RTSL. $\boldsymbol{\mathsf{N}}$ LCD16.3 LCD17.3 LCD13.3 LCD18.3 LCD19.3 TEMPR.3 RSSA.3 RASH.3 RTSS.3 RTSH.3 RASL.3 PO3.3 က္ TRM3 PD3.3 BUSY Pl3.3 RTSL. \bullet $\overline{}$ $\overline{}$ LCD13.4 LCD14.4 LCD15.4 LCD16.4 LCD17.4 TEMPR.4 RSSA.4 LCD18.4 LCD19.4 PO3.4 RTSS.4 RTSH.4 RTSL.4 RASL.4 PD3.4 TRM4 CMM CMM Pl3.4 ${\sf R}{\sf D}{\sf Y}$ $\ddot{}$ \mathbb{I} LCD13.6 LCD13.5 $CD14.7$ LCD14.6 LCD14.5 CD15.7 LCD15.6 LCD15.5 LCD17.5 LCD16.5 LCD18.5 LCD19.5 TEMPR.5 RTSL.5 RTSS.5 RTSH.5 RSSA.5 RASL.5 PO3.5 RDYE PI3.5 **TRM5** PD3.5 CMF CMF ဖ LCD16.6 LCD17.6 LCD18.6 LCD19.6 TEMPR.5 RTSH.6 RTSL.6 RSSA.6 PO3.6 RTSS.6 **TRM6** $\ddot{\circ}$ **ALDF** CMIE $CMLE$ PI3.6 PD3.6 TPIE RASL. \bullet **REGISTER BIT** REGISTER BIT CD13.7 CD16.7 $-CD17.7$ CD_{19.7} TEMPR.7 CD18.7 CMON CMON RTSS.7 RTSH.7 RSTL.7 RSSA.7 RASL.7 TSGN ALSF $\overline{\text{PPE}}$ TEMPR
.8 SQE RTSL. ਸ
ਨ
ਜ RSSA. 8adi
R $\pmb{\infty}$ ∞ TEMPR
.9 RASL.
9 RTSH.
9 RTSL RTSL. 15 RSTL. 14 RTSL. 13 RTSL. 12 RTSL. 11 RTSL. 10 RTSL. RASL RASL. 15 RASL. 14 RASL. 13 RASL. 12 RASL. 11 RASL. 10 RASL. RTSH RTSH. 15 RTSH. 14 RTSH. 13 RTSH. 12 RTSH. 11 RTSH. 10 RTSH. RSSA RSSA. RSSA. RSSA. RSSA. RSSA. RSSA. RSSA.
15 14 13 14 12 11 10 9 $\overline{\mathbb{L}}$ თ <u>ျပ</u> တ ဟ တ OL.
HdW3. RTSH.
10 RSSA.
10 RASL.
10 RTSL.
10 $\overline{10}$ $\overline{}$ TEMPR
.11 RTSH.
11 RSSA.
11 RTSL. RASL.
11 \overline{r} \overline{a} $\begin{array}{c} \hline \end{array}$ TEMPR
.12 RTSH.
12 RTSL.
12 RSSA.
12 RASL.
12 12 $\overline{}$ EMPR
.13 RTSH.
13 RTSL.
13 RSSA.
13 RASL.
13 13 $\overline{}$ EMPR
.14 RSSA.
14 RASL.
14 RTSH.
14 RSTL. $\frac{4}{1}$ $\overline{4}$ $\overline{}$ TEMPR
.15 RTSH.
15 RSSA.
15 RASL.
15 RTSL.
15 $\overline{\mathbb{R}}$ 15 **REGISTER** $LCD13$ LCD14 LCD₁₅ LCD16 LCD₁₈ LCD₁₉ TEMPR TPCFG LCD17 RTRM **CCNO** PWCN **RCNT CCN1 RTSS** RTSH RSSA RASH PO₃ **RTSL** RASL PD3 $\frac{1}{2}$

Mixed-Signal Microcontroller with Analog

Comparators, LCD, and RTC

Table 5. Peripheral Register Bit Functions (continued) **Table 5. Peripheral Register Bit Functions (continued)**

MAXM

MAXQ3100 MAXQ3100

______________________________________________________________________________________ 17

Table 6. Peripheral Register Bit Reset Values

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

Table 6. Peripheral Register Bit Reset Values (continued)

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

System Timing

The MAXQ3100 generates its internal system clock from the external 32.768kHz crystal. This serves as the timebase for the RTC and is multiplied internally by a frequency-locked loop (FLL) to provide a system clock of 4.194MHz. Best performance is achieved when mated with a 32.768kHz crystal rated for a 6pF load. No external load capacitors are required. The frequency accuracy of a crystal-based oscillator circuit is dependent upon crystal accuracy, the match between the crystal and the oscillator capacitor load, ambient temperature, etc.

A crystal warmup counter enhances operational reliability. Each time the external crystal oscillation must restart, including a power-on reset, the device initiates a crystal warmup period of approximately 2 seconds. This warmup period allows time for the crystal amplitude and frequency to stabilize before using it as a clock source.

Power Management

Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level. This means device operation can be slowed and power consumption minimized during periods of reduced activity. When more processing power is required, the microcontroller can increase its operating frequency. Software-selectable clock-divide operations allow flexibility, selecting whether a system clock cycle (SYSCLK) is 1, 2, 4, or 8 of the 4.194MHz oscillator cycles. By performing this function in software, a lower power state can be entered without the cost of additional hardware.

For extremely power-sensitive applications, two additional low-power modes are available.

- Divide-by-256 power-management mode (PMM1) $(PMME = 1, CD1:0 = 00b)$
- Stop mode (STOP $= 1$)

In PMM1, one system clock is 256 oscillator cycles, significantly reducing power consumption while the microcontroller functions at reduced speed. The optional switchback feature allows enabled interrupt sources, such as the external interrupts, to cause the processor to quickly exit PMM1 mode and return to a faster internal clock rate.

Figure 2. Clock Sources

Power consumption reaches its minimum in stop mode. In this mode, the system clock and all code execution is halted. Upon receiving one of the following enabled events, the device executes a 250ms warmup delay and then begins normal operation from the point in the code following the setting of the STOP bit:

- An enabled external interrupt pin is triggered.
- An enabled comparator interrupt is triggered.
- An external reset signal is applied to the RESET pin.
- The RTC time-of-day or subsecond alarms are activated.

The following peripherals can be enabled during stop mode:

- Analog comparators
- RTC
- LCD controller

Interrupts

Multiple interrupt sources are available for quick response to internal and external events. The MAXQ architecture uses a single interrupt vector (IV), single interrupt-service routine (ISR) design. For maximum flexibility, interrupts can be enabled globally, individually, or by module. When an interrupt condition occurs, its individual flag is set, even if the interrupt source is disabled at the local, module, or global level. Interrupt flags must be cleared within the user-interrupt routine to avoid repeated interrupts from the same source. Application software must ensure a delay between the write to the flag and the RETI instruction to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay, and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up, so if it is not changed to a different address, the user program must determine whether a jump to 0000h came from a reset or interrupt source.

Once software control has been transferred to the ISR, the interrupt identification register (IIR) can determine if a system register or peripheral register was the source of the interrupt. The specified module can then be interrogated for the specific interrupt source and software can take appropriate action. Because the interrupts are evaluated by user software, the user can define a unique interrupt priority scheme for each application. The following interrupt sources are available.

- Watchdog Interrupt
- External Interrupts 0 to 11
- Analog Comparator 0 and 1 Interrupts
- Temperature Sensor Interrupt
- RTC Time-of-Day and Subsecond Alarms
- Serial Port 0 Receive and Transmit Interrupts
- Serial Port 1 Receive and Transmit Interrupts
- Timer 0 Overflow Interrupt
- Timer 1 Overflow and External Trigger Interrupts
- Timer 2 Low Compare, Low Overflow, Capture/ Compare, and Overflow Interrupts

Reset Sources

Several reset sources are provided for microcontroller control. Although code execution is halted in the reset state, the high-frequency oscillator continues to oscillate.

Power-On Reset/Brownout Reset

An internal power-on reset circuit enhances system reliability. This circuit forces the device to perform a power-on reset whenever a rising voltage on DV_{DD} climbs above approximately VRST. Additionally, the device performs a brownout reset whenever DV_{DD} drops below VRST, a feature that can be optionally disabled in stop mode. The following events occur during a power-on reset:

- All registers and circuits enter their power-on reset state.
- I/O pins revert to their reset state, with logic one states tracking DV_{DD}.
- The power-on reset flag is set to indicate the source of the reset.
- Code execution begins at location 8000h following a 2-second 32.768kHz warmup.

Watchdog Timer Reset

The watchdog timer functions are described in the MAXQ Family User's Guide. Software can determine if a reset was caused by a watchdog timeout by checking the watchdog timer reset flag (WTRF) in the WDCN register. Execution resumes at location 8000h following a watchdog timer reset.

External System Reset

Asserting the external RESET pin low causes the device to enter the reset state. The external reset functions as described in the MAXQ Family User's Guide. Execution resumes at location 8000h after the RESET pin is released.

MAXQ3100

I/O Ports

The microcontroller uses the Type C and Type D bidirectional I/O ports described in the MAXQ Family User's Guide. The use of two port types allows for maximum flexibility when interfacing to external peripherals. Each port has independent, general-purpose I/O pins and three configure/control registers. Many pins support alternate functions such as timers or interrupts, which are enabled, controlled, and monitored by dedicated peripheral registers. Using the alternate function automatically converts the pin to that function.

Type C port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or a weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register.

Type D port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or a weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register. All Type D pins also have interrupt capability.

Figure 3. Type C/D Port Pin Schematic

Real-Time Clock

A binary real-time clock keeps the time of day in absolute seconds with 1/256-second resolution. The 32-bit second counter can count up to approximately 136 years and be translated to calendar format by the application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode.

The independent subsecond alarm runs from the same RTC, and allows the application to perform periodic interrupts up to 8 seconds with a granularity of approximately 3.9ms. This creates an additional timer that can be used to measure long periods without performance degradations. Traditionally, long time periods have been measured using multiple interrupts from shorter programmable timers. Each timer interrupt required servicing, with each accompanying interruption slowing system operation. By using the RTC subsecond timer as a long-period timer, only one interrupt is needed, eliminating the performance hit associated with using a shorter timer.

Higher accuracy can be obtained by using the useraccessible digital RTC trim function. This feature allows the designer to fine tune the RTC timing to compensate for crystal inaccuracies and any unintended boardlevel effects that could cause crystal-frequency drift. The user can enable a 1Hz or 512Hz square-wave output on P3.4. Frequency measurements of these signals can show if there is any deviation from the expected frequency, and writes to the RTC trim register can compensate in increments of 1 to 127 steps, with each step approximately 3.05ppm (30.5µs).

If the VBAT pin is not directly tied to the DV_{DD} pin, then there may be a short increase in IDD while the device is switching between VBAT and DVDD as the RTC power source. I_{DD} can temporarily increase up to 300µA while DV_{DD} is rising and in the range $1.05 \times V_{\text{BAT}} <$ DV_{DD} < $[(1.05 \times V_{BAT}) + 200 \text{mV}]$. A similar effect may be observed while V_{BAT} is falling and in the range $(0.95 \times$ DVDD) - 200mV] < VBAT < 0.95 x DVDD.

Programmable Timers

The MAXQ3100 incorporates one instance each of the timer 0, timer 1, and timer 2 peripherals. These timers can be used in counter/timer/capture/compare/PWM functions, allowing precise control of internal and external events. Timer 2 supports optional single-shot, external gating, and polarity control options as well as carrier generation support for infrared transmit/receive functions using serial port 0.

Timer 0

The timer 0 peripheral includes the following:

- 8-bit autoreload timer/counter
- 13-bit or 16-bit timer/counter
- Dual 8-bit timer/counter
- External pulse counter

Timer 1

MAXQ3100

MAXQ3100

The timer 1 peripheral includes the following:

- 16-bit autoreload timer/counter
- 16-bit capture
- 16-bit counter
- Clock generation output

Timer 2

The timer 2 peripheral includes the following:

- 16-bit autoreload timer/counter
- 16-bit capture
- 16-bit counter
- 8-bit capture and 8-bit timer
- 8-bit counter and 8-bit timer
- Infrared carrier generation support

Watchdog Timer

An internal watchdog timer greatly increases system reliability. The timer resets the processor if software execution is disturbed. The watchdog timer is a freerunning counter designed to be periodically reset by the application software. If software is operating correctly, the counter is periodically reset and never reaches its maximum count. However, if software operation is interrupted, the timer does not reset, triggering a system reset and optionally a watchdog timer interrupt. This protects the system against electrical noise or electrostatic discharge (ESD) upsets that could cause uncontrolled processor operation. The internal watchdog timer is an upgrade to older designs with external watchdog devices, reducing system cost and simultaneously increasing reliability.

The watchdog timer is controlled through bits in the WDCN register. Its timeout period can be set to one of four programmable intervals ranging from 212 to 221 system clocks in its default mode, allowing flexibility to support different types of applications. The interrupt occurs 512 system clocks before the reset, allowing the system to execute an interrupt and place the system in a known, safe state before the device performs a total system reset. At 4.194MHz, watchdog timeout periods can be programmed from 976µs to 128s, depending on the system clock mode.

In-Circuit Debug

Embedded debugging capability is available through the debug port TAP. Embedded debug hardware and embedded ROM firmware provide in-circuit debugging capability to the user application, eliminating the need for an expensive in-circuit emulator. Figure 4 shows a block diagram of the in-circuit debugger. The in-circuit debug features include:

- Hardware debug engine
- Set of registers able to set breakpoints on register, code, or data accesses
- Set of debug service routines stored in the utility ROM

The embedded hardware debug engine is an independent hardware block in the microcontroller. The debug engine can monitor internal activities and interact with selected internal registers while the CPU is executing user code. Collectively, the hardware and software features allow two basic modes of in-circuit debugging:

- Background mode allows the host to configure and set up the in-circuit debugger while the CPU continues to execute the application software at full speed. Debug mode can be invoked from background mode.
- Debug mode allows the debug engine to take control of the CPU, providing read/write access to internal registers and memory, and single-step trace operation.

Serial Peripherals

The MAXQ3100 incorporates two 8051-style universal synchronous/asynchronous receiver/transmitters. The USARTs allow the device to conveniently communicate with other RS-232 interface-enabled devices, as well as PCs and serial modems when paired with an external RS-232 line driver/receiver. The dual independent USARTs can communicate simultaneously at different baud rates with two separate peripherals. The USART can detect framing errors and indicate the condition through a user-accessible software bit.

Figure 4. In-Circuit Debugger

The time base of the serial ports is derived from either a division of the system clock or the dedicated baud clock generator. The following table summarizes the operating characteristics as well as the maximum baud rate of each mode.

Serial port 0 contains additional functionality to support low-speed infrared transmission in combination with the PWM function of timer 2. When enabled in this mode, the serial port automatically outputs a waveform generated by combining the normal serial port output waveform with the PWM carrier waveform output by timer 2, using a logical OR or logical NOR function. The output of serial port 0 in this mode can be used to drive an infrared LED to communicate using a fixed-frequency carrier modulated signal. Depending on the drive strength required, the output may require a buffer when used for this purpose.

Analog Comparators

The MAXQ3100 incorporates a pair of 1-bit analog-todigital comparators. The comparator inputs can be connected to a wide range of peripherals, including chemical, motion, or proximity detectors; voltage-supply monitoring; or any other appropriate analog input. The comparator measures the analog inputs against the internal +1.25V reference. The polarity of the internal comparator-output signal can be selected to indicate a value above or below the internal reference. The comparators can be configured to generate an optional interrupt in addition to setting an internal flag when the input is out of range. A combination of the two comparators along with appropriate biasing of an input allows the two comparators to be used as a window comparator. When not in use, the pins associated with the comparator are usable as general-purpose I/O. A useful feature of the comparators is that they can be used to wake the device from stop mode, allowing the device to monitor external voltages while in an ultralow-power mode and only wake when necessary.

Temperature Sensor

The internal temperature sensor has a user-selectable resolution of 10 (0.5°C), 11 (0.25°C), 12 (0.125°C), or 13 (0.0625°C) bits. Higher resolutions require longer conversion times.

Setting the START bit initiates the temperature conversion, and the temperature sensor hardware clears the bit when the conversion is complete. This bit can be

polled by software, or, optionally, the temperature conversion complete interrupt can be used to alert the system that the results are ready to be read from the temperature results register (TEMPR).

Applications Information

Grounds and Bypassing

Careful PC-board layout significantly minimizes crosstalk among the comparator inputs and other digital signals. Keep digital and analog lines separate, and use ground traces as shields between them where possible. Bypass DV_{DD} with a capacitor as low as 1μ F and keep bypass capacitor leads short for best noise rejection.

This device incorporates both analog and digital components, straddling both the analog and digital ground planes. For increased accuracy, an LC filter can be used to isolate pin 59. This pin powers the analog circuitry, and the additional filtering reduces the noise entering the analog block.

Device Applications

The low-power, high-performance RISC architecture of the MAXQ3100 makes it an excellent fit for many applications that require analog measurements combined with the intelligence of a full-featured microcontroller. Simple voltage-dividers can be used to scale any input into a value in the range of the +1.25V reference. The dual comparators allow the device to function as a simple limit comparator or window comparator in a wide range of analog applications.

Figure 5. Analog Comparator Functional Diagram

Additional Documentation

Designers must have four documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about programming, device features, and operation. The following documents can be downloaded from www.maxim-ic.com/microcontrollers.

- The MAXQ3100 data sheet, which contains electrical/timing specifications and pin descriptions, available at www.maxim-ic.com/MAXQ3100.
- The MAXQ3100 errata sheet, available at www.maxim-ic.com/errata.
- The MAXQ Family User's Guide, which contains detailed information on core features and operation, including programming, avaliable at www.maximic.com/MAXQUG.
- The MAXQ Family User's Guide: MAXQ3100 Supplement, which contains detailed information on features specific to the MAXQ3100, available at www.maxim-ic.com/MAXQ3100UG.

Development and Technical Support

A variety of highly versatile, affordably priced development tools for this microcontroller are available from Maxim/Dallas Semiconductor and third-party suppliers, including:

- Compilers
- In-circuit emulators
- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found on our website at www.maxim-ic.com/microcontrollers. Technical support is available through email at maxq.support@dalsemi.com.

Typical Application Circuit #1

Typical Application Circuit #1 shows a general-purpose implementation using a MAXQ3100 that reads two sensor inputs, displays result and status information on an LCD display, and also interfaces simultaneously with an RS-232 and RS-485 networks. I/O pins that are not dedicated to special functions are available to control other system functions.

Typical Application Circuits

Typical Application Circuits (continued)

Typical Application Circuit #2

Another target application of the MAXQ3100 is in the electricity metering market. When coupled with an analog front-end, the microcontroller becomes the core of an affordable electricity metering solution. Such an application can accurately keep time, incorporate a versatile display, and allow for multiple modes of communication. See Typical Application Circuit #2.

Pin Configuration

MAXQ3100 **MAXQ3100**

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/DallasPackInfo**).

Revision History

Rev 0; 6/07: Original release.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

30 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products is a registered trademark of Maxim Integrated Products, Inc.