



General Description

The MAXQ3100 microcontroller is a low-power, 16-bit RISC device that incorporates an integrated liquid-crystal display (LCD) interface that can drive up to 160 segments, two analog comparators with precision internal 1.25V reference voltage, and a real-time clock (RTC) module with a dedicated battery-backup supply. An internal temperature sensor allows software to monitor device temperature and optionally interrupt to alert when a temperature conversion is complete. The MAXQ3100 is uniquely suited for single-phase electricity metering applications that require an external analog front-end, but can be used in any application that requires high-performance operation. The device operates at a fixed 4.194MHz, generated from the 32.76kHz RTC crystal. The device has 8kWords of EEPROM, 512 words of RAM, three 16-bit timers, and two universal synchronous/asynchronous receiver/transmitters (USARTs). The microcontroller core and I/O are powered by a single 3.3V supply, and an additional battery supply keeps the RTC running during power outages.

Applications

Utility Meters	Home Appliances
Battery-Powered and	Consumer Electronics
Portable Devices	Thermostats/Humidity
Electrochemical and	Sensors
Optical Sensors	Security Sensors
Industrial Control	Gas and Chemical
Data-Acquisition	Sensors
Systems and Data	HVAC
Loggers	Smart Transmitters

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAXQ3100-EMN+	-40°C to +85°C	80 MQFP

⁺Denotes a Pb-free/RoHS-compliant device.

Typical Application Circuits and Pin Configuration appear at end of data sheet.

MAXQ is a registered trademark of Maxim Integrated Products, Inc.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.

Features

♦ High-Performance, Low-Power, 16-Bit RISC Core

- 4.194MHz Operation, Approaching 1MIPS per MHz
- 3.3V Core and I/O
- 33 Instructions, Most Single-Cycle
- Three Independent Data Pointers Accelerate Data Movement with Automatic Increment/ Decrement
- 16-Level Hardware Stack
- 16-Bit Instruction Word, 16-Bit Data Bus
- 16 x 16-Bit, General-Purpose Working Registers Optimized for C-Compiler (High-Speed/Density Code)

◆ Program and Data Memory

8kWords EEPROM 200,000 EEPROM Write/Erase Cycles 512 Words of Internal Data RAM JTAG-Compatible Debug Port Bootloader for Programming

♦ Peripheral Features

Up to 27 General-Purpose I/O Pins, Most 5V Tolerant

160-Segment LCD Driver

Up to 4 COM and 40 Segments

Static, 1/2, and 1/3 LCD Bias Supported

No External Resistors Required

Two Analog Comparators with Internal +1.25V Precision Reference

Two Serial USARTs, One with Infrared PWM Support

Digital Temperature Sensor

Three 16-Bit Programmable Timers/Counters 8-Bit, Subsecond, System Timer/Alarm

Battery-Backed, 32-Bit RTC with

Time-of-Day Alarm and Digital Trim

Programmable Watchdog Timer

♦ Flexible Programming Interface

Bootloader Simplifies Programming In-System Programming Through Debug Port Supports In-Application Programming of EEPROM

♦ Power Consumption

1.9mA at 4.194MHz, 3.6V Operation 1.9µA Standby Current in Sleep Mode Low-Power Divide-by-256 Mode

ABSOLUTE MAXIMUM RATINGS

Voltage Range on DV _{DD} Relative to DGN	ND0.5V to +6.0V	Operating Temperature Range	40°C to +85°C
Voltage Range on Any Pin Relative to DC	GND	Junction Temperature	+150°C
(3V Tolerant)	0.5V to (DV _{DD} + 0.5V)	Storage Temperature Range	65°C to +150°C
Continuous Output Current		Soldering Temperature	See IPC/JEDEC
(Any Single I/O Pin)	25mA		J-STD-020 Specification
(All I/O Pine Combined)			

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(DV_{DD} = V_{RST} to 3.6V, $f_{32KIN} = 32.768kHz$, $T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Supply Voltage	DV _{DD}		V _{RST}	3.3	3.6	V
Digital Power-Fail Reset	V _{RST}		2.34	2.5	2.71	V
Battery Supply Voltage	V _{BAT}		2.0		3.8	V
	I _{DD1}	/1 mode		1.9	2.6	
Active Current	I _{DD2}	/2 mode		1.3	1.8	
(Note 2)	I _{DD3}	/4 mode		1.0	1.4	mA
(1.1616-2)	I _{DD4}	/8 mode		0.8	1.2	
	I _{DD5}	PMM1 mode		0.7	1.0	
		Brownout detector disabled (Note 3), T _A = +25°C		1.9	5.0	
	I _{STOP1}	Brownout detector disabled (Note 3), T _A = +60°C		2.1	10.0	
Stop-Mode Current		Brownout detector disabled (Note 3), T _A = +85°C		3.3	35.0	μΑ
	I _{STOP2}	Brownout detector enabled (Note 3)		16.3	63.0	
	ISTOP3	Brownout detector enabled, RTC enabled (Note 3)		16.4	64.0	
ANALOG VOLTAGE COMPARATO	OR					
Comparator Input-Voltage Range	VINPUT		GND		DV_DD	V
Internal Voltage Reference	V _{REF}		1.15	1.25	1.35	V
Input Offset Voltage	Vos	(Note 4)	-10		+10	mV
Input Common-Mode Voltage	VCMR	(Note 4)	1		DV _{DD}	V
Common-Mode Rejection Ratio	CMMR	(Note 4)	55			dB
DC Input-Leakage Current		T _A = +25°C, CMPx pin in tri-state mode	-50		+50	nA
Comparator Setup Time	tCMP_SETUP	$f_{SYS} = 4.194MHz, \Delta V = 20mV (Note 4)$		0.8	1.6	μs
Response Time (CMPx Change to CMO Valid)	tCMP_RESP	fsys = 4.194MHz, transition CMPx from DGND to DV _{DD} in ~2ns, tsys = 1/fsys (Note 4)		140 + (2 x tsys)	600 + (2 x tsys)	ns
Current Consumed By Comparator	IDD_CMP	Per enabled comparator, CMONx = 1, brownout detector enabled, CMPx pins in tri-state mode		18.0	39.0	μΑ

ELECTRICAL CHARACTERISTICS (continued)

(DV_{DD} = V_{RST} to 3.6V, f_{32KIN} = 32.768kHz, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL I/O	•					
Input High Voltage (Port 0, 1, 3, RESET)	V _{IH1}		0.8 x DV _{DD}		5.5	V
Input High Voltage (Port 2)	V _{IH2}		0.8 x DV _{DD}		DV _{DD} + 0.3	٧
Input Low Voltage	V _{IL}				0.2 x DV _{DD}	V
Output High Voltage (All Ports)	Voн	ISOURCE = 3mA	DV _{DD} - 0.4		DV _{DD}	V
Output Low Voltage (All Ports, RESET)	V _{OL}	I _{SINK} = 4mA			0.4	V
Input Pullup Current	IPULLUP	DV _{DD} = 3.6V, input mode with weak pullup enabled	40	120	250	μΑ
Input Leakage (All Ports)	IL	Input mode with weak pullup disabled	-50		+50	nA
TEMPERATURE SENSOR						
		10-bit resolution, f _{SYS} = 4.194MHz		12.5		
Tamananah ma Canadanah Tina		11-bit resolution, fSYS = 4.194MHz		25		
Temperature Conversion Time	T _{CONV}	12-bit resolution, f _{SYS} = 4.194MHz		50		ms
		13-bit resolution, f _{SYS} = 4.194MHz		100		
Temperature Sensor Accuracy				±2		°C
RTC		ı				
Battery Supply Current, Battery- Backed Mode	I _{BAT}			1.76	3.1	μΑ
Battery Supply Leakage Current	I _{BATL}	Measured on V _{BAT} pin, V _{BAT} = 3.6V, DV _{DD} = 3.6V, RTC enabled		4	200	nA
Trimming Resolution		One 32.768kHz clock per 10s (Note 4)	3.05			ppm
LCD						
LCD Supply Voltage	VLCD		2.4		DV _{DD}	V
LCD Bias Voltage 1	V _{LCD1}	(Note 4)	V _{ADJ} + 2 (V _{LCD} - V			V
LCD Bias Voltage 2	V _{LCD2}	(Note 4)	V _{ADJ} + 1 (V _{LCD} - V			V
LCD Adjustment Voltage	V _{ADJ}	(Note 4)	0		0.4 x V _{LCD}	V
LCD Digital Operating Current	ILCD	Measured on DV _{DD} pin; LCFG = 0xF7, LCRA = 0x1B20, LCDx = 0xFF; LCD pins are unconnected		0.1		μА
LCD Bias Resistor	RLCD			40		kΩ
LCD Adjust Resistor	RLADJ	LRA3:LRA0 = 1111		80		kΩ

ELECTRICAL CHARACTERISTICS (continued)

(DV_{DD} = V_{RST} to 3.6V, f_{32KIN} = 32.768kHz, T_A = -40°C to +85°C, unless otherwise noted.) (Note 1)

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	Segment is driven at V _{LCD} ; V _{LCD} = 3V, I _{SEGxx} = -3µA, guaranteed by design	V _{LCD} - 0.06		V _{LCD}	
V0=0	Segment is driven at V _{LCD1} ; V _{LCD1} = 2V, I _{SEGxx} = -3µA, guaranteed by design	V _{LCD1} - 0.04		VLCD1	V
VSEGxx	Segment is driven at V _{LCD2} ; V _{LCD2} = 1V, I _{SEGxx} = -3µA, guaranteed by design	V _{LCD2} - 0.02		V _{LCD2}	V
	Segment is driven at V_{ADJ} ; $V_{ADJ} = 0V$, $I_{SEGxx} = +3\mu A$, guaranteed by design	V _{ADJ}		0.1	
f _{32KIN}			32.768		kHz
fCLK	$f_{32KIN} = 32.768kHz, DV_{DD} = 3.6V$	4.110	4.194	4.278	MHz
fsys	fsys = f _{CLK} / system clock divisor	fCLK / 256		fCLK	
ING					
fTCK	JTAG programming (Note 4)	0		f _{SYS} / 8	MHz
	Theta-JA = +25°C	200,000			Cycles
	Theta-JA = +85°C	50,000			Cycles
	Theta-JA = +85°C	50	<u> </u>		Years
	VSEGxx f32KIN fCLK fSYS	$V_{SEGxx} = Segment is driven at V_{LCD}; V_{LCD} = 3V, \\ I_{SEGxx} = -3\mu A, guaranteed by design \\ Segment is driven at V_{LCD1}; V_{LCD1} = 2V, \\ I_{SEGxx} = -3\mu A, guaranteed by design \\ Segment is driven at V_{LCD2}; V_{LCD2} = 1V, \\ I_{SEGxx} = -3\mu A, guaranteed by design \\ Segment is driven at V_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu A, guaranteed by design \\ \\ f_{32KIN} = f_{32KIN} = 32.768kHz, DV_{DD} = 3.6V \\ f_{SYS} = f_{CLK} / system clock divisor \\ \\ IING \\ f_{TCK} = JAG programming (Note 4)$	$V_{SEGxx} = \begin{array}{c} \text{Segment is driven at V}_{LCD}; V_{LCD} = 3V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{LCD1}; V_{LCD1} = 2V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{LCD2}; V_{LCD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} \\ \text{FCLK} \\ \text{f32KIN} \\ \text{fclk} \\ \text{fsys} \\ \text{fsys} = f_{CLK} / \text{system clock divisor} \\ \text{fClk} / \text{256} \\ \\ \text{IING} \\ \\ \text{Theta-JA} = +25^{\circ}\text{C} \\ \text{Theta-JA} = +85^{\circ}\text{C} \\ \text{50,000} \\ \end{array}$	$V_{SEGxx} = \begin{array}{c} \text{Segment is driven at V}_{LCD}; V_{LCD} = 3V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{LCD1}; V_{LCD1} = 2V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{LCD2}; V_{LCD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 1V, \\ I_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{ACD2} = 0.002 \\ \text{Segment is driven at V}_{ACD2}; V_{A$	$V_{SEGxx} = \begin{array}{c} \text{Segment is driven at V}_{LCD}; V_{LCD} = 3V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} & 0.06 & V_{LCD} \\ \text{Segment is driven at V}_{LCD1}; V_{LCD1} = 2V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} & 0.04 & V_{LCD1} \\ \text{Segment is driven at V}_{LCD2}; V_{LCD2} = 1V, \\ I_{SEGxx} = -3\mu\text{A, guaranteed by design} & 0.02 & V_{LCD2} \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ}; V_{ADJ} = 0V, \\ I_{SEGxx} = +3\mu\text{A, guaranteed by design} & 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} = 0.1 \\ \text{Segment is driven at V}_{ADJ} = 0V, \\ I_{ADJ} =$

Note 1: Specifications to -40°C are guaranteed by design and are not production tested.

Note 2: Measured on the DV_{DD} pin with DV_{DD} = 3.6V, V_{BAT} = 3.8V, f_{32KIN} = 32.768kHz, executing from EEPROM.

Note 3: Measured on the DVDD pin with DVDD = 3.6V, VBAT = 3.8V, f32KIN = 32.768kHz, all I/O pins disconnected, and not in reset.

Note 4: Specification guaranteed by design but not production tested.


Pin Description

PIN	NAME				FUNCT	ION					
1, 11, 52, 58, 75	DGND	Digital Gr	ound								
6, 53, 59, 76	DV _{DD}	Digital Su	ipply Volta	ge (+3.3V)							
		pins funct	tion as bid nabled afte	irectional I/O p er a reset. All p	ins only. All p	ernal Edge-Selectable Interrupt. These port port pins default to input mode with weak be configured as external interrupt inputs. All are.					
		PIN	. N	IAME	S	SPECIAL/ALTERNATE FUNCTION					
		F IIV	,		NAME	FUNCTION					
	P0.0–P0.7; INT0–INT7;	77	P0.0	INT0	TXD0	Serial Port 0 Transmit					
2–5, 77–80	TXD0, RXD0,	78	P0.1	INT1	RXD0	Serial Port 0 Receive					
	T0G, T0, T1, EX	79	P0.2	INT2	T0G	Timer 0 Gate Input					
		80	P0.3	INT3	T0	Timer 0 Input					
		2	P0.4	INT4	T1	Timer 1 Input/Output					
		3	P0.5	INT5	T1EX	Timer 1 External Capture/Reload Input					
		4	P0.6	INT6	_	_					
		5	P0.7	INT7	_	-					
7–10	COM0-COM3	Dedicated	LCD Com	nmon-Voltage	Outputs						
12–43	SEG1-SEG31	Dedicated	LCD Driv	e Outputs							
		General-Purpose, Digital, I/O, Type C Port; LCD Segment-Driver Output. These port pins function as bidirectional I/O pins and LCD segment-driver outputs. All alternate functions must be enabled from software.									
					S	PECIAL/ALTERNATE FUNCTION					
		PIN		NAME	NAME	FUNCTION					
		44		P2.0	SEG32	LCD Segment 32					
44-51	P2.0-P2.7; SEG32-SEG39	45		P2.1	SEG33	LCD Segment 33					
	36432-36439	46		P2.2	SEG34	LCD Segment 34					
		47		P2.3	SEG35	LCD Segment 35					
		48		P2.4	SEG36	LCD Segment 36					
		49		P2.5	SEG37	LCD Segment 37					
		50		P2.6	SEG38	LCD Segment 38					
		51		P2.7	SEG39	LCD Segment 39					
54	V _{LCD}					oltage used in all bias modes. This pin using the LCD display controller.					
55	VLCD1	An interna	al resistor-o sed to char	divider sets th	e voltage at th ge or drive cap	oltage, used in 1/2 and 1/3 LCD bias modes. his pin. External resistors and capacitors pability at this pin. This pin must be shunted					

Pin Description (continued)

PIN	NAME				FUNCTI	ON
56	VLCD2	internal res used to cha	istor-divider ange LCD vo	sets the voltag	ge at this p capability a	Itage, used in 1/3 LCD bias mode only. An in. External resistors and capacitors can be at this pin. This pin must be shunted
57	Vadu	DGND throu	ugh an exterr		orovide ext	age, used in all bias modes. Connect to ernal control of the LCD contrast. Leave
		pins function pullups ena	on as bidirec abled after a	tional I/O pins	only. All p s P1.0–P1.3	rnal Edge-Selectable Interrupt. These port ort pins default to input mode with weak 3 can be configured as external interrupt rom software.
	P1.0–P1.3; INT8–INT11;	PIN	NΑ	ME		SPECIAL/ALTERNATE FUNCTION
60–63	T2B, T2A, TXD1,	PIN	INA	IVI⊏	NAME	FUNCTION
	RXD1	60	P1.0	INT8	T2B	Timer 2 Secondary I/O
		61	P1.1	INT9	T2A	Timer 2 Primary I/O
		62	P1.2	INT10	TXD1	Serial Port 1 Transmit
		63	P1.3	INT11	RXD1	Serial Port 1 Receive
		pullups ena	ort pins default to input mode with weak ons must be enabled from software, except ed by default following reset. CIAL/ALTERNATE FUNCTION			
	P3.0-P3.6;	PIN	NAMI	NA	ME	FUNCTION
64–70	TDI, TDO, TCK,	64	P3.0	TI	DI J	TAG TAP Data Input
	TMS, SWQ, CMP0, CMP1	65	P3.1	TC	00 J	TAG TAP Data Output
		66	P3.2	TC	K J	TAG TAP Clock Input
		67	P3.3	TN	1S J	TAG TAP Mode-Select Input
		68	P3.4	SC	W F	RTC Square-Wave Output
		69	P3.5	CM	IPO A	nalog Comparator Input 0
		70	P3.6	CM	IP1 A	nalog Comarator Input 1
71	RESET	begins exe	cuting from t	he reset vecto	r when rele	is held in reset when this pin is low and eased. The pin must be pulled high by an an output when an internal reset condition
72	VBAT	RTC when I the RTC will	DV _{DD} power i II operate and	s removed. If did battery-back	this pin is o ed register	rides an optional battery backup for the connected to a nominal 3.3V battery then contents will be preserved when DV _{DD} is n should be connected directly to DV _{DD} .
73	32KIN	32kHz Crys	stal Input/Ou	tput. Connect	an externa	, 6pF 32kHz watch crystal between 32KIN
74	32KOUT			e the system of		

Functional Diagram



Detailed Description

The following is an introduction to the primary features of the microcontroller. More detailed descriptions of the device features can be found in the data sheets, errata sheets, and user's guides described later in the *Additional Documentation* section.

MAXQ Core Architecture

The MAXQ3100 is a high-performance, CMOS, 16-bit RISC microcontroller with EEPROM and an integrated 160-segment LCD controller. It is structured on a highly advanced, accumulator-based, 16-bit RISC architecture. Fetch and execution operations are completed in one cycle without pipelining, because the instruction

contains both the op code and data. The result is a streamlined 4.194 million instructions-per-second (MIPS) microcontroller.

The highly efficient core is supported by a 16-level hardware stack, enabling fast subroutine calling and task switching. Data can be quickly and efficiently manipulated with three internal data pointers. Multiple data pointers allow more than one function to access data memory without having to save and restore data pointers each time. The data pointers can automatically increment or decrement following an operation, eliminating the need for software intervention. As a result, the application speed is greatly increased.

Instruction Set

The instruction set is composed of fixed-length, 16-bit instructions that operate on registers and memory locations. The instruction set is highly orthogonal, allowing arithmetic and logical operations to use any register along with the accumulator. Special-function registers control the peripherals and are subdivided into register modules. The family architecture is modular, so that new devices and modules can reuse code developed for existing products.

The architecture is transport-triggered. This means that writes or reads from certain register locations can also cause side effects to occur. These side effects form the basis for the higher-level op codes defined by the assembler, such as ADDC, OR, JUMP, etc. The op codes are actually implemented as MOVE instructions between certain system register locations, while the assembler handles the encoding, which need not be a concern to the programmer.

The 16-bit instruction word is designed for efficient execution. Bit 15 indicates the format for the source field of the instruction. Bits 0 to 7 of the instruction represent the source for the transfer. Depending on the value of the format field, this can either be an immediate value or a source register. If this field represents a register, the lower four bits contain the module specifier and the upper four bits contain the register index in that module.

Bits 8 to 14 represent the destination for the transfer. This value always represents a destination register, with the lower four bits containing the module specifier and the upper three bits containing the register subindex within that module.

Anytime that it is necessary to directly select one of the upper 24 index locations in a destination module, the prefix register PFX is needed to supply the extra destination bits. This prefix register write is inserted automatically by the assembler and requires only one additional execution cycle.

Memory Organization

The device incorporates several memory areas:

- 2kWords utility ROM
- 8kWords of EEPROM for program storage
- 512 words of SRAM for storage of temporary variables
- 16-level, 16-bit-wide stack memory for storage of program return addresses and general-purpose use

The memory is arranged by default in a Harvard architecture, with separate address spaces for program and

data memory. The configuration of program and data space depends on the current execution location.

- When executing code from EEPROM memory, the SRAM and utility ROM are accessible in data space.
- When executing code from SRAM, the EEPROM and utility ROM are accessible in data space.
- When executing code from the utility ROM, the EEPROM memory and SRAM are accessible in data space.

Refer to the MAXQ Family User's Guide: MAXQ3100 Supplement for more details.

In all cases, whichever memory segment is currently being executed from cannot be accessed in data space. To allow the use of lookup tables and similar constructs in the memory, the utility ROM contains a set of lookup and block copy routines (refer to the user's guide supplement for more details).

The incorporation of EEPROM allows the device to be reprogrammed, eliminating the expense of throwing away one-time programmable devices during development and field upgrades. Program memory can be password protected with a 16-word key, denying access to program memory by unauthorized individuals.

Stack Memory

A 16-bit-wide internal stack provides storage for program return addresses and general-purpose use. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and interrupts serviced. The stack can also be used explicitly to store and retrieve data by using the PUSH, POP, and POPI instructions.

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the stack location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at the stack location pointed to by SP, and then decrement SP.

Utility ROM

The utility ROM is a 2kWord block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines that can be called from application software. These include:

- In-system programming (bootloader) over the JTAGcompatible debug port
- In-circuit debug routines
- User-callable routines for in-application flash programming and code space table lookup




Figure 1. Memory Map When Executing from EEPROM

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to the start of user-application code (located at address 0000h), or to the bootloader. Routines within the utility ROM are user-accessible and can be called as subroutines by the application software. More information on the utility ROM contents is contained in the user's guide supplement for this device.

Some applications require protection against unauthorized viewing of program code memory. For these applications, access to in-system programming, inapplication programming, or in-circuit debugging functions is prohibited until a password has been supplied.

A single password-lock (PWL) bit is implemented in the SC register. When the PWL is set to one (power-on reset default), the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When PWL is cleared to zero, these utilities are fully accessible without the password. The password is automatically set to all ones following a mass erase.

Programming

The microcontroller's EEPROM can be programmed by two different methods: in-system programming and in-application programming. Both methods afford great flexibility in system design as well as reduce the life-cycle cost of the embedded system. In-system programming can be password protected to prevent unauthorized access to code memory.

In-System Programming

An internal bootloader allows the device to be reloaded over a simple JTAG-compatible debug port. As a result, system software can be upgraded in-system, eliminating the need for a costly hardware retrofit when software updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another microcontroller, or a connection to a PC serial port using a serial-to-JTAG converter such as the one included in the MAXQ3100 evaluation kit. If in-system programmability is not required, a commercial gang programmer can be used for mass programming.

Activating the debug port and loading the test access port (TAP) with the system programming instruction invokes the bootloader. Setting the SPE bit to 1 during reset through the debug port executes the bootloader-mode program that resides in the utility ROM. When programming is complete, the bootloader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

The following bootloader functions are supported:

- Load
- Dump
- CRC
- Verify
- Erase

In-Application Programming

The in-application programming feature allows the microcontroller to modify its own program memory from its application software. This allows on-the-fly software updates in mission-critical applications that cannot afford downtime. Alternatively, it allows the application to develop custom loader software that can operate under the control of the application software. The utility ROM contains user-accessible programming functions that erase and program memory. These functions are described in detail in the user's guide supplement for this device.

Register Set

Most functions of the device are controlled by sets of registers. These registers provide a working space for memory operations as well as configuring and addressing peripheral registers on the device. Registers are divided into two major types: system registers and peripheral registers. The common register set, also known as the system registers, includes the ALU, accumulator registers, data pointers, interrupt vectors and control, and stack pointer. The peripheral registers define additional functionality that may be included by different products based on the MAXQ architecture. This functionality is broken up into discrete modules so that only the features required for a given product need to be included. Tables 1 and 4 show the MAXQ3100 register set.

Table 1. System Register Map

			MODULE	NAME (BASE S	PECIFIER)		
REGISTER INDEX	AP (8h)	A (9h)	PFX (Bh)	IP (Ch)	SP (Dh)	DPC (Eh)	DP (Fh)
0h	AP	A[0]	PFX	IP	_	_	_
1h	APC	A[1]	_	_	SP	_	_
2h	_	A[2]	_	_	IV	_	_
3h	_	A[3]	_	_	_	Offs	DP[0]
4h	PSF	A[4]	_	_	_	DPC	_
5h	IC	A[5]	_	_	_	GR	_
6h	IMR	A[6]	_	_	LC[0]	GRL	_
7h	_	A[7]	_	_	LC[1]	BP	DP[1]
8h	SC	A[8]	_	_	_	GRS	_
9h	_	A[9]	_	_	_	GRH	_
Ah	_	A[10]	_	_	_	GRXL	_
Bh	IIR	A[11]	_	_	_	BP[offs]	_
Ch	_	A[12]	_	_		_	_
Dh	_	A[13]	_	_	_	_	_
Eh	CKCN	A[14]					
Fh	WDCN	A[15]	_	_	_	_	_

Note: Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide. Registers in module AP are bit addressable.

Table 2. System Register Bit Functions

DEGISTED								RE	GISTER	BIT						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP									_	_	_	_		AP (4	1 bits)	
APC									CLR	IDS		_	_	MOD2	MOD1	MOD0
PSF									Z	S	_	GPF1	GPF0	OV	С	Е
IC									_	_	CGDS	_	_	_	INS	IGE
IMR									IMS				IM3	_	IM1	IMO
SC									TAP	_	_	_	_	_	PWL	_
IIR									IIS				II3	_	II1	IIO
CKCN									_			STOP	SWB	PMME	CD1	CD0
WDCN									POR	EWDI	WD1	WD0	WDIF	WTRF	EWT	RWT
A[015]			A[n] (16 bits)													
PFX								PF	-X (16 bi	ts)						
IP								I	P (16 bits	s)						
SP	_	_	_	—	_	_	_	_	_	—		—		SP (4	1 bits)	
IV								ľ	V (16 bits	s)						
LC[0]								LC	[0] (16 b	its)						
LC[1]								LC	[1] (16 b	oits)						
Offs													8 bits)			
DPC	_	_	_	_		_	_	_	_		_	WBS2	WBS1	WBS0	SDPS1	SDPS0
GR								G	R (16 bit							
GRL									GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
BP								В	P (16 bit	s)						
GRS	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0	GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
GRH									GR.15	GR.14	GR.13	GR.12	GR.11	GR.10	GR.9	GR.8
GRXL	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.7	GR.6	GR.5	GR.4	GR.3	GR.2	GR.1	GR.0
BP[offs]									offs] (16							
DP[0]								DP	P[0] (16 b	oits)						
DP[1]								DF	P[1] (16 b	oits)						

Table 3. System Register Reset Values

REGISTER								REGIS1	TER BIT	-						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AP									0	0	0	0	0	0	0	0
APC									0	0	0	0	0	0	0	0
PSF									1	0	0	0	0	0	0	0
IC									0	0	0	0	0	0	0	0
IMR									0	0	0	0	0	0	0	0
SC									1	0	0	0	0	0	S	0
IIR									0	0	0	0	0	0	0	0
CKCN									1	0	0	0	0	0	0	0
WDCN									S	S	0	0	0	S	S	0
A[015]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PFX	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IP	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
SP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
IV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LC[1]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Offs									0	0	0	0	0	0	0	0
DPC	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0
GR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRL									0	0	0	0	0	0	0	0
BP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GRH									0	0	0	0	0	0	0	0
GRXL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BP[offs]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DP[0]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DP[1]	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

Table 4. Peripheral Register Map

REGISTER INDEX	M0 (0h)	M1 (1h)	M2 (2h)	M3 (3h)
0h	PO0	PO1	PO2	PO3
1h	SCON0	SCON1	LCFG	RTRM
2h	SBUF0	SBUF1	LCRA	RCNT
3h	TOCN	T2CNB	LCD0	CCN0
4h	TOL	T2H	LCD1	CCN1
5h	T1CN	T2RH	LCD2	_
6h	T1MD	T2CH	LCD3	TEMPR
7h	EIF0	EIF1	LCD4	TPCFG
8h	PI0	PI1	PI2	PI3
9h	SMD0	SMD1	LCD5	RTSS
Ah	PR0	PR1	LCD6	RTSH
Bh	TOH	T2CNA	LCD7	RTSL
Ch	T1L	T2CFG	LCD8	RSSA
Dh	T1H	T2V	LCD9	RASH
Eh	T1CL	T2C	LCD10	RASL
Fh	T1CH	IRCN	LCD11	PWCN
10h	PD0	PD1	PD2	PD3
11h	_	T2R	LCD12	_
12h	_	_	LCD13	_
13h	_	_	LCD14	_
14h	_	_	LCD15	_
15h	_	_	LCD16	_
16h	_	_	LCD17	_
17h	_	_	LCD18	_
18h	_	_	LCD19	_
19h	_	_	_	_
1Ah	<u> </u>	_	_	_
1Bh	_	_	_	_
1Ch	_	_	_	_
1Dh	_	_	_	
1Eh	EIE0	EIE1	_	_
1Fh	EIES0	EIES1	_	_

Note: Names that appear in italics indicate that all bits of a register are read-only. Names that appear in bold indicate that a register is 16 bits wide.

MAXQ3100

Mixed-Signal Microcontroller with Analog Comparators, LCD, and RTC

									REGISTER BIT	BIT						
REGISTER —	15	14	13	12	Ξ	10	6	8	7	9	5	4	3	2	1	0
PO0									PO0.7	PO0.6	PO0.5	PO0.4	PO0.3	PO0.2	PO0.1	PO0.0
SCONO									SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF0									SBUF0.7	SBUF0.6	SBUF0.5	SBUF0.4	SBUF0.3	SBUF0.2	SBUF0.1	SBUF0.0
TOCN									ETO	TOM	TF0	TRO	GATE	C/Ţ	M1	MO
TOL									TOL.7	T0L.6	T0L.5	TOL.4	T0L.3	T0L.2	T0L.1	T0L.0
T1CN									TF1	EXF1	T10E	DCEN	EXEN1	TR1	C/Ī·Ī	CP/RL1
T1MD											I			1	ET1	T1M
EIFO									IE7	IE6	IE5	IE4	E3	IE2	IE1	IE0
PIO									7:0IA	PI0.6	PI0.5	PI0.4	P10.3	PI0.2	PI0.1	PI0.0
SMD0									EIR	OFS	ı			ESI	SMOD	FEDE
PR0 PF	PR0.15 F	PR0.14	PR0.13	PR0.12	PR0.11	PR0.10	PR0.9	PR0.8	PR0.7	PR0.6	PR0.5	PR0.4	PR0.3	PR0.2	PR0.1	PR0.0
TOH									T0H.7	9.H0T	T0H.5	T0H.4	T0H.3	T0H.2	T0H.1	T0H.0
T1L									T1L.7	11L.6	T1L.5	T1L.4	£.111	T1L.2	T1L.1	T1L.0
T1H									T1H.7	T1H.6	T1H.5	T1H.4	T1H.3	T1H.2	T1H.1	T1H.0
T1CL									T1CL.7	T1CL.6	T1CL.5	T1CL.4	T1CL.3	T1CL.2	T1CL.1	T1CL.0
PD0									7.00A	PD0.6	PD0.5	PD0.4	PD0.3	PD0.2	PD0.1	PD0.0
EIEO									EX7	EX6	EX5	EX4	EX3	EX2	EX1	EXO
EIESO									1T7	IT6	IT5	IT4	IT3	IT2	IT1	ITO
PO1											_	_	PO1.3	PO1.2	PO1.1	PO1.0
SCON1									SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI
SBUF1									SBUF1.7	SBUF1.6	SBUF1.5	SBUF1.4	SBUF1.3	SBUF1.2	SBUF1.1	SBUF1.0
T2CNB									ET2L	T20E1	T2POL1	_	TF2	TF2L	TCC2	TC2L
T2H									T2V.15	T2V.14	T2V.13	T2V.12	T2V.11	T2V.10	T2V.9	T2V.8
T2RH									T2R.15	T2R.14	T2R.13	T2R.12	T2R.11	T2R.10	T2R.9	T2R.8
T2CH									T2C.15	T2C.14	T2C.13	T2C.12	T2C.11	T2C.10	T2C.9	T2C.8
EIF1													IE11	IE10	IE9	IE8
PI1												_	P11.3	PI1.2	PI1.1	PI1.0
SMD1														ESI	SMOD	FEDE
PR1	PR1.15	PR1.14	PR1.13	PR1.12	PR1.12 PR1.11	PR1.10	PR1.9	PR1.8	PR1.7	PR1.6	PR1.5	PR1.4	PR1.3	PR1.2	PR1.1	PR1.0

Table 5. Peripheral Register Bit Functions

LCD12.0 LCD10.0 LCD11.0 LCD0.0 LCD1.0 LCD2.0 LCD3.0 LCD4.0 LCD5.0 LCD6.0 LCD7.0 LCD8.0 LCD9.0 TCV.0 PD1.0 IT8 PO2.0 PD2.0 T2V.0 T2R.0 PI2.0 C/T2 IRBB DPE LRA0 G2EN EX8 LCD10.1 LCD11.1 LCD9.1 LCD12.1 LCD0.1 LCD4.1 LCD1.1 LCD3.1 LCD5.1 LCD7.1 LCD8.1 LCD2.1 LCD6.1 TCV.1 PD1.1 PO2.1 T2V.1 T2R.1 LRA1 PI2.1 CCF0 IRTX OPM EX9 PD2.1 113 SS2 LCD10.2 LCD11.2 LCD4.2 LCD9.2 LCD0.2 LCD1.2 LCD2.2 LCD3.2 LCD5.2 LCD6.2 LCD8.2 CPRL2 TCV.2 PD1.2 PO2.2 T2R.2 LRA2 T2V.2 P12.2 IREN EX10 IT10 SMO CCF1 LCD11.3 LCD9.3 LCD10.3 LCD4.3 LCD7.3 LCD12.3 LCD0.3 LCD1.3 LCD2.3 LCD3.3 LCD5.3 LCD6.3 TCV.3 PD1.3 T2R.3 PO2.3 T2V.3 PI2.3 PD2.3 T2MD EX11 LRA3 П11 TR2 LCD10.4 LCD11.4 LCD9.4 LCD8.4 LCD12.4 LCD0.4 LCD1.4 LCD3.4 LCD4.4 LCD5.4 LCD6.4 LCD7.4 TCV.4 PO2.4 PD2.4 T2V.4 PI2.4 T2R.4 PCF0 DIVO TR2L LCD11.5 LCD9.5 LCD10.6 LCD10.5 LCD4.5 LCD7.5 LCD8.5 LCD12.5 T2POL0 LCD0.5 LCD1.5 LCD2.5 LCD3.5 LCD5.5 LCD6.5 PO2.5 TCV.5 PD2.5 T2V.5 T2R.5 LRIG P12.5 PCF1 DIV1 LCD4.6 9.6QO7 LCD11.6 LCD8.6 LCD12.6 LCD0.6 LCD3.6 LCD7.6 LCD1.6 LCD2.6 LCD5.6 LCD6.6 T2V.6 T2C.6 T2R.6 PO2.6 PI2.6 PCF2 DIV2 REGISTER BIT LCD10.7 LCD12.7 LCD11.7 LCD4.7 LCD9.7 LCD0.7 LCD1.7 LCD3.7 LCD5.7 LCD6.7 LCD7.7 LCD8.7 PO2.7 T2V.7 T2C.7 FRMO PD2.7 T2R.7 PCF3 P12.7 ET2 T2CI T2C.8 T2V.8 T2R.8 FRM1 T2V.9 T2C.9 T2R.9 FRM2 T2V.10 T2C.10 9 FRM3 T2R. T2C.11 T2V.11 DUTYO T2R.11 11 T2C.12 T2V.12 T2R.12 DUTY1 T2C.13 T2V.13 T2R.13 13 T2C.14 T2V.14 T2R.14 T2V.15 5 5 15 T2C.1 T2R. REGISTER LCD12 T2CNA LCD10 T2CFG LCFG LCD11 LCRA LCD0 LCD2 LCD3 LCD4 LCD5 LCD6 LCD7 LCD8 CCD9 T2C IRCN EIE1 EIES1 P02 LCD1 PD2 T2R T2V PD1 PI2

Table 5. Peripheral Register Bit Functions (continued)

									REGISTER BIT	BIT						
KEGISTEK	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
LCD13									LCD13.7	LCD13.6	LCD13.5	LCD13.4	LCD13.3	LCD13.2	LCD13.1	LCD13.0
LCD14									LCD14.7	LCD14.6	LCD14.5	LCD14.4	LCD14.3	LCD14.2	LCD14.1	LCD14.0
LCD15									LCD15.7	LCD15.6	LCD15.5	LCD15.4	LCD15.3	LCD15.2	LCD15.1	LCD15.0
LCD16									LCD16.7	LCD16.6	LCD16.5	LCD16.4	LCD16.3	LCD16.2	LCD16.1	LCD16.0
LCD17									LCD17.7	LCD17.6	LCD17.5	LCD17.4	LCD17.3	LCD17.2	LCD17.1	LCD17.0
LCD18									LCD18.7	LCD18.6	LCD18.5	LCD18.4	LCD18.3	LCD18.2	LCD18.1	LCD18.0
LCD19									LCD19.7	LCD19.6	LCD19.5	LCD19.4	LCD19.3	LCD19.2	LCD19.1	LCD19.0
PO3										PO3.6	PO3.5	PO3.4	FO3.3	PO3.2	PO3.1	PO3.0
RTRM									TSGN	TRM6	TRM5	TRM4	TRM3	TRM2	TRM1	TRMO
RCNT	WE						FT	SQE	ALSF	ALDF	RDYE	RDY	BUSY	ASE	ADE	RTCE
CCNO									CMON	CMIE	CMF	CMM		СМО	CMPOL	
CCN1									CMON	CMIE	CMF	CMM		СМО	CMPOL	
TEMPR	TEMPR . .15	TEMPR .	TEMPR .	TEMPR .12	TEMPR 1	TEMPR .10	TEMPR .9	TEMPR .8	TEMPR.7	TEMPR.5	TEMPR.5	TEMPR.4	TEMPR.3	TEMPR.2	TEMPR.1	TEMPR.0
TPCFG									TPIF	TPIE				RES1	RESO	START
PI3										PI3.6	PI3.5	PI3.4	PI3.3	PI3.2	PI3.1	PI3.0
RTSS									RTSS.7	RTSS.6	RTSS.5	RTSS.4	RTSS.3	RTSS.2	RTSS.1	RTSS.0
RTSH	RTSH. 15	RTSH. 14	RTSH. 13	RTSH. 12	RTSH.	RTSH. 10	RTSH. 9	RTSH. 8	RTSH.7	RTSH.6	RTSH.5	RTSH.4	RTSH.3	RTSH.2	RTSH.1	RTSH.0
RTSL	RTSL. 15	RSTL. 14	RTSL. 13	RTSL. 12	RTSL. 11	RTSL. 10	RTSL. 9	RTSL. 8	RSTL.7	RTSL.6	RTSL.5	RTSL.4	RTSL.3	RTSL.2	RTSL.1	RTSL.0
RSSA	RSSA. 15	RSSA. 14	RSSA. 13	RSSA. 12	RSSA.	RSSA. 10	RSSA. 9	RSSA. 8	RSSA.7	RSSA.6	RSSA.5	RSSA.4	RSSA.3	RSSA.2	RSSA.1	RSSA.0
RASH													RASH.3	RASH.2	RASH.1	RASH.0
RASL	RASL. 15	RASL. 14	RASL. 13	RASL. 12	RASL.	RASL. 10	RASL. 9	RASL. 8	RASL.7	RASL.6	RASL.5	RASL.4	RASL.3	RASL.2	RASL.1	RASL.0
PWCN												_				BOD
PD3										PD3.6	PD3.5	PD3.4	PD3.3	PD3.2	PD3.1	PD3.0

Table 5. Peripheral Register Bit Functions (continued)

Table 6. Peripheral Register Bit Reset Values

DEGICE								REGIST	TER BIT	•						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PO0									1	1	1	1	1	1	1	1
SCON0									0	0	0	0	0	0	0	0
SBUF0									0	0	0	0	0	0	0	0
TOCN									0	0	0	0	0	0	0	0
TOL									0	0	0	0	0	0	0	0
T1CN									0	0	0	0	0	0	0	0
T1MD									0	0	0	0	0	0	0	0
EIF0									0	0	0	0	0	0	0	0
PI0									S	S	S	S	S	S	S	S
SMD0									0	0	0	0	0	0	0	0
PR0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TOH									0	0	0	0	0	0	0	0
T1L									0	0	0	0	0	0	0	0
T1H									0	0	0	0	0	0	0	0
T1CL									0	0	0	0	0	0	0	0
T1CH									0	0	0	0	0	0	0	0
PD0									0	0	0	0	0	0	0	0
EIE0									0	0	0	0	0	0	0	0
EIES0									0	0	0	0	0	0	0	0
PO1									0	0	0	0	1	1	1	1
SCON1									0	0	0	0	0	0	0	0
SBUF1									0	0	0	0	0	0	0	0
T2CNB									0	0	0	0	0	0	0	0
T2H									0	0	0	0	0	0	0	0
T2RH									0	0	0	0	0	0	0	0
T2CH									0	0	0	0	0	0	0	0
EIF1									0	0	0	0	0	0	0	0
PI1									0	0	0	0	S	S	S	S
SMD1									0	0	0	0	0	0	0	0
PR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2CNA									0	0	0	0	0	0	0	0
T2CFG									0	0	0	0	0	0	0	0
T2V	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
T2C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IRCN									0	0	0	0	0	0	0	0
PD1									0	0	0	0	0	0	0	0
T2R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
EIE1									0	0	0	0	0	0	0	0
EIES1									0	0	0	0	0	0	0	0
PO2									1	1	1	1	1	1	1	1
LCFG									0	0	0	0	0	0	0	0

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

________/N/XI/M

Table 6. Peripheral Register Bit Reset Values (continued)

DEGIGTED								REGIST	TER BIT	•						
REGISTER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCRA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
LCD0									0	0	0	0	0	0	0	0
LCD1									0	0	0	0	0	0	0	0
LCD2									0	0	0	0	0	0	0	0
LCD3									0	0	0	0	0	0	0	0
LCD4									0	0	0	0	0	0	0	0
PI2									S	S	S	S	S	S	S	S
LCD5									0	0	0	0	0	0	0	0
LCD6									0	0	0	0	0	0	0	0
LCD7									0	0	0	0	0	0	0	0
LCD8									0	0	0	0	0	0	0	0
LCD9									0	0	0	0	0	0	0	0
LCD10									0	0	0	0	0	0	0	0
LCD11									0	0	0	0	0	0	0	0
PD2									0	0	0	0	0	0	0	0
LCD12									0	0	0	0	0	0	0	0
LCD13									0	0	0	0	0	0	0	0
LCD14									0	0	0	0	0	0	0	0
LCD15									0	0	0	0	0	0	0	0
LCD16									0	0	0	0	0	0	0	0
LCD17									0	0	0	0	0	0	0	0
LCD18									0	0	0	0	0	0	0	0
LCD19									0	0	0	0	0	0	0	0
PO3									0	1	1	1	1	1	1	1
RTRM									0	0	S	S	S	S	S	S
RCNT	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	S
CCN0									0	0	0	0	0	0	0	0
CCN1									0	0	0	0	0	0	0	0
TEMPR	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
TPCFG									0	0	0	0	0	0	0	0
PI3									0	S	S	S	S	S	S	S
RTSS									S	S	S	S	S	S	S	S
RTSH	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
RTSL	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S
RSSA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RASH									0	0	0	0	0	0	0	0
RASL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PWCN									0	0	0	0	0	0	0	S
PD3									0	0	0	0	0	0	0	0

Note: Bits marked with an "s" have special behavior upon reset. Refer to the user's guide supplement for this device for more details.

System Timing

The MAXQ3100 generates its internal system clock from the external 32.768kHz crystal. This serves as the time-base for the RTC and is multiplied internally by a frequency-locked loop (FLL) to provide a system clock of 4.194MHz. Best performance is achieved when mated with a 32.768kHz crystal rated for a 6pF load. No external load capacitors are required. The frequency accuracy of a crystal-based oscillator circuit is dependent upon crystal accuracy, the match between the crystal and the oscillator capacitor load, ambient temperature, etc.

A crystal warmup counter enhances operational reliability. Each time the external crystal oscillation must restart, including a power-on reset, the device initiates a crystal warmup period of approximately 2 seconds. This warmup period allows time for the crystal amplitude and frequency to stabilize before using it as a clock source.

Power Management

Advanced power-management features minimize power consumption by dynamically matching the processing speed of the device to the required performance level.

This means device operation can be slowed and power consumption minimized during periods of reduced activity. When more processing power is required, the microcontroller can increase its operating frequency. Software-selectable clock-divide operations allow flexibility, selecting whether a system clock cycle (SYSCLK) is 1, 2, 4, or 8 of the 4.194MHz oscillator cycles. By performing this function in software, a lower power state can be entered without the cost of additional hardware.

For extremely power-sensitive applications, two additional low-power modes are available.

- Divide-by-256 power-management mode (PMM1) (PMME = 1, CD1:0 = 00b)
- Stop mode (STOP = 1)

In PMM1, one system clock is 256 oscillator cycles, significantly reducing power consumption while the microcontroller functions at reduced speed. The optional switchback feature allows enabled interrupt sources, such as the external interrupts, to cause the processor to quickly exit PMM1 mode and return to a faster internal clock rate.




Figure 2. Clock Sources

Power consumption reaches its minimum in stop mode. In this mode, the system clock and all code execution is halted. Upon receiving one of the following enabled events, the device executes a 250ms warmup delay and then begins normal operation from the point in the code following the setting of the STOP bit:

- An enabled external interrupt pin is triggered.
- An enabled comparator interrupt is triggered.
- An external reset signal is applied to the RESET pin.
- The RTC time-of-day or subsecond alarms are activated.

The following peripherals can be enabled during stop mode:

- Analog comparators
- RTC
- LCD controller

Interrupts

Multiple interrupt sources are available for quick response to internal and external events. The MAXQ architecture uses a single interrupt vector (IV), single interrupt-service routine (ISR) design. For maximum flexibility, interrupts can be enabled globally, individually, or by module. When an interrupt condition occurs, its individual flag is set, even if the interrupt source is disabled at the local, module, or global level. Interrupt flags must be cleared within the user-interrupt routine to avoid repeated interrupts from the same source. Application software must ensure a delay between the write to the flag and the RETI instruction to allow time for the interrupt hardware to remove the internal interrupt condition. Asynchronous interrupt flags require a one-instruction delay, and synchronous interrupt flags require a two-instruction delay.

When an enabled interrupt is detected, software jumps to a user-programmable interrupt vector location. The IV register defaults to 0000h on reset or power-up, so if it is not changed to a different address, the user program must determine whether a jump to 0000h came from a reset or interrupt source.

Once software control has been transferred to the ISR, the interrupt identification register (IIR) can determine if a system register or peripheral register was the source of the interrupt. The specified module can then be interrogated for the specific interrupt source and software can take appropriate action. Because the interrupts are evaluated by user software, the user can define a unique interrupt priority scheme for each application. The following interrupt sources are available.

- Watchdog Interrupt
- External Interrupts 0 to 11
- Analog Comparator 0 and 1 Interrupts
- Temperature Sensor Interrupt
- RTC Time-of-Day and Subsecond Alarms
- Serial Port 0 Receive and Transmit Interrupts
- Serial Port 1 Receive and Transmit Interrupts
- Timer 0 Overflow Interrupt
- Timer 1 Overflow and External Trigger Interrupts
- Timer 2 Low Compare, Low Overflow, Capture/ Compare, and Overflow Interrupts

Reset Sources

Several reset sources are provided for microcontroller control. Although code execution is halted in the reset state, the high-frequency oscillator continues to oscillate.

Power-On Reset/Brownout Reset

An internal power-on reset circuit enhances system reliability. This circuit forces the device to perform a power-on reset whenever a rising voltage on DVDD climbs above approximately VRST. Additionally, the device performs a brownout reset whenever DVDD drops below VRST, a feature that can be optionally disabled in stop mode. The following events occur during a power-on reset:

- All registers and circuits enter their power-on reset state.
- I/O pins revert to their reset state, with logic one states tracking DV_{DD}.
- The power-on reset flag is set to indicate the source of the reset.
- Code execution begins at location 8000h following a 2-second 32.768kHz warmup.

Watchdog Timer Reset

The watchdog timer functions are described in the *MAXQ Family User's Guide*. Software can determine if a reset was caused by a watchdog timeout by checking the watchdog timer reset flag (WTRF) in the WDCN register. Execution resumes at location 8000h following a watchdog timer reset.

External System Reset

Asserting the external RESET pin low causes the device to enter the reset state. The external reset functions as described in the *MAXQ Family User's Guide*. Execution resumes at location 8000h after the RESET pin is released.

I/O Ports

The microcontroller uses the Type C and Type D bidirectional I/O ports described in the *MAXQ Family User's Guide*. The use of two port types allows for maximum flexibility when interfacing to external peripherals. Each port has independent, general-purpose I/O pins and three configure/control registers. Many pins support alternate functions such as timers or interrupts, which are enabled, controlled, and monitored by dedicated peripheral registers. Using the alternate function automatically converts the pin to that function.

Type C port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or a weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register.

Type D port pins have Schmitt Trigger receivers and full CMOS output drivers, and can support alternate functions. The pin is either tri-stated or a weak pullup when defined as an input, dependent on the state of the corresponding bit in the output register. All Type D pins also have interrupt capability.




Figure 3. Type C/D Port Pin Schematic

MAXQ3100

Mixed-Signal Microcontroller with Analog Comparators, LCD, and RTC

Real-Time Clock

A binary real-time clock keeps the time of day in absolute seconds with 1/256-second resolution. The 32-bit second counter can count up to approximately 136 years and be translated to calendar format by the application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode.

The independent subsecond alarm runs from the same RTC, and allows the application to perform periodic interrupts up to 8 seconds with a granularity of approximately 3.9ms. This creates an additional timer that can be used to measure long periods without performance degradations. Traditionally, long time periods have been measured using multiple interrupts from shorter programmable timers. Each timer interrupt required servicing, with each accompanying interruption slowing system operation. By using the RTC subsecond timer as a long-period timer, only one interrupt is needed, eliminating the performance hit associated with using a shorter timer.

Higher accuracy can be obtained by using the user-accessible digital RTC trim function. This feature allows the designer to fine tune the RTC timing to compensate for crystal inaccuracies and any unintended board-level effects that could cause crystal-frequency drift. The user can enable a 1Hz or 512Hz square-wave output on P3.4. Frequency measurements of these signals can show if there is any deviation from the expected frequency, and writes to the RTC trim register can compensate in increments of 1 to 127 steps, with each step approximately 3.05ppm (30.5µs).

If the V_{BAT} pin is not directly tied to the DV_{DD} pin, then there may be a short increase in I_{DD} while the device is switching between V_{BAT} and DV_{DD} as the RTC power source. I_{DD} can temporarily increase up to 300µA while DV_{DD} is rising and in the range 1.05 x V_{BAT} < DV_{DD} < [(1.05 x V_{BAT}) + 200mV]. A similar effect may be observed while V_{BAT} is falling and in the range [(0.95 x DV_{DD}) - 200mV] < V_{BAT} < 0.95 x DV_{DD}.

Programmable Timers

The MAXQ3100 incorporates one instance each of the timer 0, timer 1, and timer 2 peripherals. These timers can be used in counter/timer/capture/compare/PWM functions, allowing precise control of internal and external events. Timer 2 supports optional single-shot, external gating, and polarity control options as well as carrier generation support for infrared transmit/receive functions using serial port 0.

Timer 0

The timer 0 peripheral includes the following:

- 8-bit autoreload timer/counter
- 13-bit or 16-bit timer/counter
- Dual 8-bit timer/counter
- External pulse counter

Timer 1

The timer 1 peripheral includes the following:

- 16-bit autoreload timer/counter
- 16-bit capture
- 16-bit counter
- Clock generation output

Timer 2

The timer 2 peripheral includes the following:

- 16-bit autoreload timer/counter
- 16-bit capture
- 16-bit counter
- 8-bit capture and 8-bit timer
- 8-bit counter and 8-bit timer
- Infrared carrier generation support

Watchdog Timer

An internal watchdog timer greatly increases system reliability. The timer resets the processor if software execution is disturbed. The watchdog timer is a free-running counter designed to be periodically reset by the application software. If software is operating correctly, the counter is periodically reset and never reaches its maximum count. However, if software operation is interrupted, the timer does not reset, triggering a system reset and optionally a watchdog timer interrupt. This protects the system against electrical noise or electrostatic discharge (ESD) upsets that could cause uncontrolled processor operation. The internal watchdog timer is an upgrade to older designs with external watchdog devices, reducing system cost and simultaneously increasing reliability.

The watchdog timer is controlled through bits in the WDCN register. Its timeout period can be set to one of four programmable intervals ranging from 2^{12} to 2^{21} system clocks in its default mode, allowing flexibility to support different types of applications. The interrupt occurs 512 system clocks before the reset, allowing the system to execute an interrupt and place the system in a known, safe state before the device performs a total system reset. At 4.194MHz, watchdog timeout periods can be programmed from 976µs to 128s, depending on the system clock mode.

In-Circuit Debug

Embedded debugging capability is available through the debug port TAP. Embedded debug hardware and embedded ROM firmware provide in-circuit debugging capability to the user application, eliminating the need for an expensive in-circuit emulator. Figure 4 shows a block diagram of the in-circuit debugger. The in-circuit debug features include:

- Hardware debug engine
- Set of registers able to set breakpoints on register, code, or data accesses
- Set of debug service routines stored in the utility ROM

The embedded hardware debug engine is an independent hardware block in the microcontroller. The debug engine can monitor internal activities and interact with selected internal registers while the CPU is executing user code. Collectively, the hardware and software features allow two basic modes of in-circuit debugging:

- Background mode allows the host to configure and set up the in-circuit debugger while the CPU continues to execute the application software at full speed. Debug mode can be invoked from background mode.
- Debug mode allows the debug engine to take control of the CPU, providing read/write access to internal registers and memory, and single-step trace operation.

Serial Peripherals

The MAXQ3100 incorporates two 8051-style universal synchronous/asynchronous receiver/transmitters. The USARTs allow the device to conveniently communicate with other RS-232 interface-enabled devices, as well as PCs and serial modems when paired with an external RS-232 line driver/receiver. The dual independent USARTs can communicate simultaneously at different baud rates with two separate peripherals. The USART can detect framing errors and indicate the condition through a user-accessible software bit.




Figure 4. In-Circuit Debugger

The time base of the serial ports is derived from either a division of the system clock or the dedicated baud clock generator. The following table summarizes the operating characteristics as well as the maximum baud rate of each mode.

Serial port 0 contains additional functionality to support low-speed infrared transmission in combination with the PWM function of timer 2. When enabled in this mode, the serial port automatically outputs a waveform generated by combining the normal serial port output waveform with the PWM carrier waveform output by timer 2, using a logical OR or logical NOR function. The output of serial port 0 in this mode can be used to drive an infrared LED to communicate using a fixed-frequency carrier modulated signal. Depending on the drive strength required, the output may require a buffer when used for this purpose.

MODE	TYPE	START BITS	DATA BITS	STOP BIT	MAX BAUD RATE AT 4.194MHz
Mode 0	Synchronous	_	8	_	1.05Mbps
Mode 1	Asynchronous	1	8	1	131kbps
Mode 2	Asynchronous	1	8 + 1	1	131kbps
Mode 3	Asynchronous	1	8 + 1	1	131kbps

Analog Comparators

The MAXQ3100 incorporates a pair of 1-bit analog-todigital comparators. The comparator inputs can be connected to a wide range of peripherals, including chemical, motion, or proximity detectors; voltage-supply monitoring; or any other appropriate analog input. The comparator measures the analog inputs against the internal +1.25V reference. The polarity of the internal comparator-output signal can be selected to indicate a value above or below the internal reference. The comparators can be configured to generate an optional interrupt in addition to setting an internal flag when the input is out of range. A combination of the two comparators along with appropriate biasing of an input allows the two comparators to be used as a window comparator. When not in use, the pins associated with the comparator are usable as general-purpose I/O. A useful feature of the comparators is that they can be used to wake the device from stop mode, allowing the device to monitor external voltages while in an ultralow-power mode and only wake when necessary.

Temperature Sensor

The internal temperature sensor has a user-selectable resolution of 10 (0.5°C), 11 (0.25°C), 12 (0.125°C), or 13 (0.0625°C) bits. Higher resolutions require longer conversion times.

Setting the START bit initiates the temperature conversion, and the temperature sensor hardware clears the bit when the conversion is complete. This bit can be

polled by software, or, optionally, the temperature conversion complete interrupt can be used to alert the system that the results are ready to be read from the temperature results register (TEMPR).

Applications Information

Grounds and Bypassing

Careful PC-board layout significantly minimizes crosstalk among the comparator inputs and other digital signals. Keep digital and analog lines separate, and use ground traces as shields between them where possible. Bypass DVDD with a capacitor as low as 1µF and keep bypass capacitor leads short for best noise rejection.

This device incorporates both analog and digital components, straddling both the analog and digital ground planes. For increased accuracy, an LC filter can be used to isolate pin 59. This pin powers the analog circuitry, and the additional filtering reduces the noise entering the analog block.

Device Applications

The low-power, high-performance RISC architecture of the MAXQ3100 makes it an excellent fit for many applications that require analog measurements combined with the intelligence of a full-featured microcontroller. Simple voltage-dividers can be used to scale any input into a value in the range of the +1.25V reference. The dual comparators allow the device to function as a simple limit comparator or window comparator in a wide range of analog applications.




Figure 5. Analog Comparator Functional Diagram

Additional Documentation

Designers must have four documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about programming, device features, and operation. The following documents can be downloaded from www.maxim-ic.com/microcontrollers.

- The MAXQ3100 data sheet, which contains electrical/timing specifications and pin descriptions, available at www.maxim-ic.com/MAXQ3100.
- The MAXQ3100 errata sheet, available at www.maxim-ic.com/errata.
- The MAXQ Family User's Guide, which contains detailed information on core features and operation, including programming, avaliable at www.maxim-ic.com/MAXQUG.
- The MAXQ Family User's Guide: MAXQ3100 Supplement, which contains detailed information on features specific to the MAXQ3100, available at www.maxim-ic.com/MAXQ3100UG.

Development and Technical Support

A variety of highly versatile, affordably priced development tools for this microcontroller are available from Maxim/Dallas Semiconductor and third-party suppliers, including:

- Compilers
- In-circuit emulators
- Integrated development environments (IDEs)
- JTAG-to-serial converters for programming and debugging


A partial list of development tool vendors can be found on our website at www.maxim-ic.com/microcontrollers. Technical support is available through email at maxq.support@dalsemi.com.

Typical Application Circuits

Typical Application Circuit #1

Typical Application Circuit #1 shows a general-purpose implementation using a MAXQ3100 that reads two sensor inputs, displays result and status information on an

LCD display, and also interfaces simultaneously with an RS-232 and RS-485 networks. I/O pins that are not dedicated to special functions are available to control other system functions.




Typical Application Circuits (continued)


Typical Application Circuit #2

Another target application of the MAXQ3100 is in the electricity metering market. When coupled with an analog front-end, the microcontroller becomes the core of

an affordable electricity metering solution. Such an application can accurately keep time, incorporate a versatile display, and allow for multiple modes of communication. See *Typical Application Circuit #2*.




Pin Configuration



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo).



Revision History

Rev 0; 6/07: Original release.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

30 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600