**SLVS657–JUNE 2006**

## **POWER MANAGEMENT IC FOR DIGITAL STILL CAMERA**

**www.ti.com**

**FXAS NSTRUMENTS** 

- **Highly Efficient, 8-Channel Power Digital Still Cameras Management IC**
- **Fully Integrated Power MOSFETs**
- 
- 
- **Short-Circuit Protection (SCP)**
- 
- 
- 
- **High-Accuracy Output Voltage with Trimming interface.**
- **8 mm x 8 mm BGA Package**

### **FEATURES** APPLICATIONS

### **DESCRIPTION**

**(Except CH-7)** The TPS65520A is a highly efficient, 8-channel **Minimal External Components External Components** power management IC for digital still cameras (DSCs) integrating power MOSFETs. The device • **Input Voltage Range: 1.5 to 5 V** (DSCS) integrating power MOSPETS. The device<br>• Short-Circuit Protection (SCP) operates from an input voltage range of 1.5 V to 5 V.

The optimized circuit configuration maintains stable **(Except for CH-6 and CH-8)** regulation characteristics while minimizing the • **Overvoltage Protection (OVP)** is regulated components while infinitely the **CH-2, CH-3, CH-6, and CH-7)** is componented for phase components required for phase compensation and other purposes.

**Overcurrent Protection (OCP) (CH-6)**<br>
The TPS65520A controls each output channel by<br>
communicating with the Sub-CPU through a serial communicating with the Sub-CPU through a serial



(1) CH-N represents switching regulators. LDO-N represents series regulators.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TMS320 is a trademark of Texas Instruments.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to network ground terminal.

(2) All voltage values are with respect to network ground terminal.

(3) For the pulse smaller than 5 ns, Maximum rating is 8.6 V.

### **DISSIPATION RATINGS**



(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com](http://www.ti.com).

(2) This data is based on using still air JEDEC environment with 2S2P JEDEC board.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)



(1) These values are defined in stable state. During the start-up, supply voltage sources are OK to be lower than these values.

(2) Logic input pins are PWR\_ON, USB ON, DIN, CLK, LD, TEST, and MODE7, except TLD.

(3) This defines the number of customer's writing after TI's shipment.

### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(1) Not production tested. Specified by design.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(2) Logic output pin is DOUT.

(3) Not recommended, see Register Map of Vout1.

(4) Not production tested. Specified by design. Using reference EVM.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(5) Not production tested. Specified by design. Using reference EVM.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(6) Not production tested. Specified by design. Using reference EVM.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(7) Not production tested. Specified by design. Using reference EVM.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 4.9 V, VCC7 = 4.9 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V, VCH\_GD = 4.9 V, LDO4\_ON = L, and all register bits are default value (unless otherwise noted).



(8) Not production tested. Specified by design. Using reference EVM.

(9) This parameter ∆Vli81 is covered by VoCH81 and adjusted to VoCH81.



**SLVS657–JUNE 2006**



### **EQUIVALENT INPUT/OUTPUT CIRCUIT DIAGRAMS**







#### **ICC1**

ICC1 represents the supply current measured when all channels are operating normally with no load. It is difficult to connect coils and other external devices to the TPS65520A. Therefore, to measure characteristics in shipping tests, the desired ICC1 is specified using two testable parameters with the pins handled as shown in Table 1.

ICC\_CTRL represents the supply current from the 2.9-V and 4.2-V power supplies shown in the tables. ICC\_GD represents the supply current from the 4.2-V power supplies shown in the tables.  $I_{(VCC-GD)}$  is a self-consumed gate drive current from CH-3. Therefore, it is associated with the desired ICC1 through the CH-3 efficiency. Equation 1 indicates the relationship between  $I_{(VCC-GD)}$  and the supply current from the power supplies in the application circuit (ICC1). ICC1 is specified as the supply current when a voltage of 4.2 V is the input. ICC\_CTRL is the current consumed by the TPS65520A (excluding  $I_{(VCC-GD)}$ ).

$$
ICC1 = \frac{4.9}{4.2} \times \frac{1}{\eta_{\text{CH-3}}} \times I_{(VCC\_GD)} + ICC\_CTRL
$$

$$
\frac{4.9 \times I_{(VCC\_GD)}}{4.2 \times (ICC1 - ICC\_CTRL)} = \eta_{CH-3}
$$

(1)

### **Table 1. Pin Handling for Measuring ICC1**







### **ICC2**

ICC2 represents the supply current measured when the system operation is minimized with CH-8 placed in sleep mode. It is difficult to connect coils and other external devices to the TPS65520A to measure its characteristics in shipping tests. Therefore, the desired ICC2 is specified using three testable parameters with the pins handled as shown in Table 2.

 $I_{(VCC8)}$  and  $I_{(VCH8)}$  represent the supply currents from the VCC8 and VCH8 pins, respectively.

Equation 2 indicates the relationship between those currents and the supply current from the power supplies in the application circuit (ICC2). ICC2 is specified as the supply current when a voltage of 3.6 V is input.

 $\text{ICC2} = \frac{1}{\eta_{\text{CH-8;skip}}} \times I_{\text{(VCH8)}} + I_{\text{(VCC8)}}$ 

(2)



### **Table 2. Pin Handling for Measuring ICC2**

┑



12 [Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVS657&partnum=TPS65520A)

#### <span id="page-12-0"></span>₩ **TEXAS INSTRUMENTS www.ti.com**

## **[TPS65520A](http://focus.ti.com/docs/prod/folders/print/tps65520a.html)**







**Time**





**Figure 9. td2 Measuring Circuit and Measurement Reference**

<span id="page-13-0"></span>

A.  $t_{d3r}$ ,  $t_{d3f}$  (Measure VOS71 when it is left open.)







Figure 13. t<sub>d6</sub> and t<sub>d7</sub> Measuring Circuit and Measurement References



Figure 14. t<sub>d8</sub> Measuring Circuit and Measurement Reference

### **TIMING REQUIREMENTS**

 $T_A = 25^{\circ}$ C, VCC1 = 3.6 V, VCC2 = 3.6 V, VCC5 = 3.6 V, VCC7 = 3.6 V, VCC8 = 3.6 V, VCH8 = 3.6 V, VCH3 = 4.9 V,  $VCH_GD = 4.9 V$ ,  $LDO4_ON = L$ , and all register bits are default value (unless otherwise noted)



### **SWITCHING CHARACTERISTICS**



#### **(TOP VIEW)** â **11 VLDO1 VCC8 VCH8B GND8B VCH2 GND2 VCC1A OUT11A OUT11C GND1C OUT12A 10 VLDO3 GND VCH8A GND8A BOOT2 OUT2 VCC1B OUT11B GND1B OUT12B VCH1A 9 GND\_LDOA VLDO2 NC OUT8A OUT8B VCC2 VCC1C GND1A OUT12C VCH1B VCH1C Voltage Output 8 CREF VLDO5 VLDO4 NC NC SSLDO5 BOOT11 BOOT12 ROMWR CLK DIN Power Line 7 READY XRESET PWR\_ON ROMWR TEST LD GND Line LDO4\_ON DOUT 6 ERR1 ERR2 ERR8 ERR8 MOS Gate Drive MOS Gate Drive MOS Gate Drive ERR8 TLD VCH4 CH4 OUT4 GND4** ▓▓▓▓ **5 GND\_ANA CBG SS\_SYNC ERR4 NC TEST VCH5 VCC5 OUT5 Logic Line 4 ERR5 SS5 ERR7 GND\_LOG FB6 VCH3B VCC7 VOS72 GND\_GD Analog Line NC NC 3 MODE7 SS6 GND NC GND6 FB6 VCH3C OUT3A VOS73 Analog Line(CAP) VOS71 VCH7 2 SS3 ERR3 SS2 NC ROSC GND6 ICH6 VCH3S OUT3C GND3B GND3A 1 ERR6 REF6 GND\_REG GND CSCP OUT6 VCH6 VCC\_GD VCH3A OUT3B GND3C A B C D E F G H J K L**

**PIN LAYOUT**

**Figure 15. Pin Layout**

**SLVS657–JUNE 2006**

### **TERMINAL FUNCTIONS**



# **W** TEXAS<br>INSTRUMENTS<br>www.ti.com

### **TERMINAL FUNCTIONS (continued)**



**SLVS657–JUNE 2006**

### **TERMINAL FUNCTIONS (continued)**



### **REGISTER MAP**

Some switching regulators allow the output voltage to be changed according to control register settings. However, changing the voltage setting while a regulator is operating may cause the output to overshoot and exceed the rating. Be careful when dynamically changing the regulator output voltage.



#### **LIST OF REGISTERS**

#### **CH7-SW**





#### **Dmax5 DUTY [%] D[35] D[34] D[33] D[32] MIN TYP MAX** 0 0 <sup>\*</sup> <sup>\*</sup> 84 88 92 default 0 | 1 | \* | \* | 79 | 83 | 87 1 0 \* \* \* 74 78 82 1 | 1 | \* | \* | 69 | 73 | 77

### **Dmax7**

#### **SLVS657–JUNE 2006**

### **Dmax4**



#### **CH3-SW**



#### **Dmax3**



### **Vout7**



### **Vout5**





#### **SLVS657–JUNE 2006**





### **Vout4**



### **Vout3**



### **Vout2**



#### **SLVS657–JUNE 2006**





### **LDO5Vo**



### **LDOSW5**



### **LDOSW3**





#### **Dmax6**

### **Vout6B**



### **EEPROM MAP**

Note: TI is shipping ICs with recommended values.

### **DEFAULT VALUE SETUP BITS**



### **TRIMMING BITS**



### **PROTECTION STATUS READ MAP**



### **TPS65520A BLOCK CONFIGURATION**

Figure 16 shows the overall block configuration of the TPS65520A. Note that the figure is simplified for clarity and does not show accurate details for the IC wiring, pin layout, and internal component layout.



**Figure 16. TPS65520A Block Diagram**



### **FUNCTIONAL DESCRIPTION**

### **COMMON SWITCHING REGULATOR FUNCTIONS**

The following sections describe the common features for all switching regulators.

#### **MAXIMUM DUTY CYCLE CONTROL**

The maximum duty cycle control is applied to each channel to prevent a 100% on condition.

For CH-3, CH-4, CH-5, CH-6, and CH-7, control registers are provided to adjust the maximum duty cycle settings that affects the channel characteristics substantially.

For CH-1 (step-up and step-up/down) and CH-8, which have relatively large margins for maximum duty cycle control, settings are linked to CH-3 to simplify circuits.

Table 3 lists settings for each channel:



#### **Table 3. Settings for Each Channel**

### **DEAD TIME CONTROL**

The synchronous rectification channels are subjected to dead time control to prevent a flow-through current. The dead time for each channel is fixed by the EEPROM, as shown in Table 4:



### **CH-1**

CH-1 is a step-up/down switching regulator for I/F 3-V power supplies, including those for the main processor, TMS320™ DSP family, and ASIC. [Figure 17](#page-26-0) shows its block diagram and the connection of external devices.

CH-1 operates by automatically switching between two modes: step-up to step-up/down mode and step-down mode. In Step-up to step-up/down mode, the channel shifts between step-up and step-up/down operations within the single mode.

[Table 5](#page-26-0) shows the rough relationship between the input voltage and CH-1 mode. Note that the threshold values shown in the table are merely guidelines because the actual CH-1 circuit finely adjusts the threshold voltages to maximize efficiency. Electrical Characteristics section for the voltage specifications of thresholds for switching between step-up to step-up/down mode and step-down mode (Vmod11 and Vmod12).

CH-1 incorporates a voltage retention circuit that maintains the boosting power supply voltage when the channel is performing step-up only or step-down only operation.

CH-1 supports the SCP and soft-start functions. The soft-start function is common to CH-1, CH-4, and CH-7.

#### **SLVS657–JUNE 2006**

<span id="page-26-0"></span>

**Table 5.**

(1) The voltages shown are for guideline purposes only.



**Figure 17. CH-1 Block Diagram**

### **CH-2**

CH-2 is a step-down switching regulator for core 1.x-V power supplies, including those for the main processor, TMS360<sup>™</sup> DSP family, and ASIC. [Figure 18](#page-27-0) shows the block diagram and the connection of external devices.

CH-2 supports the OVP, SCP and soft-start functions.



<span id="page-27-0"></span>

**Figure 18. CH-2 Block Diagram**

### **CH-3**

CH-3 is a step-up switching regulator for 5-V power supplies, including those for the motor and audio IC. [Figure 19](#page-28-0) shows its block diagram and the connection of external devices.

CH-3 incorporates a PMOS switch, which prevents the input voltage from appearing on the output side when the channel is turned off. Without the switch, the parasitic diode in the internal PMOS carries the input voltage from coil (L3) and causes a current to flow into the load. This switch turns the VCH3S output pin on or off according to the settings in the CH3-SW control register.

The motor driver, as a load for CH-3, is a switch itself. It does not have a current path so that it can be connected to the VCH3 pin. Other current loads, which may have current paths, are intended to be connected to the VCH3S pin.

When CH-3 is activated, CH-8 supplies power to CH-3. To prevent overload on CH-8 during startup, CH-3 compares VCH8 and VCH3 and performs asynchronous rectification using a body diode until VCH3 exceeds VCH8.

CH-3 supports the OVP, SCP and soft-start functions.

When using the TPS65520A, note the following:

- The following conditions must be satisfied to use a 5-V ac adaptor:
	- An appropriate voltage drop circuit is provided so that the input voltages for step-up CH-3 are at least 0.3 V lower than the values specified with the control register.

<span id="page-28-0"></span>

**Figure 19. CH-3 Block Diagram**

### **CH-4**

CH-4 is a step-up switching regulator for 15-V power supplies the LCD and CCD. Figure 20 shows its block diagram and the connection of external devices.

CH-4 is controlled by asynchronous rectification because it outputs a high voltage and does not benefit much from synchronous rectification. An external SBD is connected between the OUT4 and VCH4 pins as a rectification device for CH-4.

CH-4 supports the SCP and soft-start functions. The soft-start function is common to CH-1, CH-4, and CH-7.



**Figure 20. CH-4 Block Diagram**



### **CH-5**

CH-5 is an inversion switching regulator for -8-V power supplies for the LCD and CCD. Figure 21 shows its block diagram and the connection of external devices.

CH-5 supports the SCP and soft-start functions.



**Figure 21. CH-5 Block Diagram**

### **CH-6**

CH-6 is a step-up switching regulator for driving the power supply for the LCD backlight LED. CH-6 is controlled by monitoring the current flowing through the LED so that it operates as a constant-current driver. [Figure 22](#page-30-0) shows the block diagram and the connection of external devices.

The output current for CH-6 can be finely adjusted using the REF6 pin. The output current becomes the value specified with the Vout6B control register when the potential of the REF6 pin equals that of the CBG pin. Note that the REF6 pin always expects a voltage to be applied. One example to ensure that an appropriate voltage is applied to the REF6 pin, is to connect it to a DAC or to the CBG pin through a resistor. The following formulas show the relationship between the voltage on the REF6 pin and that on the FB6 pin, which senses the output current:



For example, when using 0.85 V of CBG as reference voltage and using 22  $\Omega$  of recommended sense resistor, the calculation is like this:  $I_0 = V_{(FB6)} / R_{(sense)} = (0.52 \times 0.85 \text{ V} - 0.002) / 22 \Omega = 20 \text{ mA}$ .

CH-6 supports the OVP, SCP and soft-start functions.

Without serial I/F control, CH-6 is controlled by the voltage of REF6. When the potential of REF6 is out of range between VREF6L and VREF6H, CH-6 is OFF in logical. Soft-start is reset.

### <span id="page-30-0"></span>**CH-7**

According to the state of the MODE7 pin, CH-7 operates either as a step-up switching regulator for 5-V power supplies, including those for the motor and audio IC, or as a step-down switching regulator for I/F 3-V power supplies, including those for the main processor, TMS320™ DSP family, and ASIC. Table 6 shows the relationship between the state and mode:



CH-7 requires different external component connections depending on the MODE7 pin state. [Figure 23](#page-31-0) shows its block diagram and the connection of external devices for step-up mode. [Figure 24](#page-31-0) shows its block diagram and the connection of external devices for step-down mode.

When using the TPS65520A, note the following:

- The following conditions must be satisfied to use a 5-V ac adaptor:
	- An appropriate voltage drop circuit is provided so that the input voltages for step-up CH-7 (MODE7 = H) are at least 0.3 V lower than the values specified with the control register.



**Figure 22. CH-6 Block Diagram**



<span id="page-31-0"></span>

**Figure 23. CH-7 Block Diagram (Step-up)**



**Figure 24. CH-7 Block Diagram (Step-down)**

As shown in Figure 24, the step-down circuit configuration uses CH-3 as an input power supply that ensures a voltage higher than the output voltage.

CH-7 has the VOS71 pin for controlling a separate PMOS switch, preventing the input voltage from appearing on the output side when the channel is turned off (MODE7 = H). Without the switch, the parasitic diode in the external PMOS carries the input voltage from coil (L7) which causes a current to flow into the load. This switch turns on or off according to the settings in the CH7-SW control register.

When CH-7 is activated, CH-8 supplies power to CH-7. To prevent overload on CH-8 during startup, CH-7 compares VCH8 and VCH7 and performs asynchronous rectification using a body diode until VCH7 exceeds VCH8.

CH-7 supports the OVP, SCP and soft-start functions. The soft-start function is common to CH-1, CH-4, and CH-7.

When CH-7 is not used, handle the pins as shown in Table 7. CH-7 enters step-down mode with its state equal to the stable output state, stopping operation.





### **CH-8**

CH-8 is a step-up switching regulator for LDO-1, LDO-2, LDO-3, LDO-4, and the internal power supplies of the TPS65520A. CH-8 is a 3.6-V output regulator that outputs the input voltage (VCC8) when it is higher than 3.6 V.

CH-8 is turned on whenever the battery and/or ac adaptor is connected. It operates in skip mode while the PWR\_ON pin is low, meaning that only the Sub-CPU real-time clock is operating. Once the PWR\_ON pin is driven high, CH-8 enters synchronous rectification mode, where it can supply the maximum load current.

CH-8 has a startup circuit that can start with a low input voltage because the startup of CH-8 enables the entire DSC system to start up. It outputs 3.6 V from a minimum input voltage (VCC8) of 1.6 V.

See the CH-8 operating sequence for details of starting CH-8.

Figure 25 shows its block diagram and the connection of external devices.

CH-8 supports the soft-start function.





### **TEXAS ISTRUMENTS www.ti.com**

### **LDO-1**

LDO-1 takes the CH-8 output voltage as an input and then outputs a voltage of 2.9 V. LDO-1 supports a current limit function, which reduces the output voltage when the current exceeds the specified value.

### **LDO-2**

LDO-2 takes the CH-8 output voltage as an input and then outputs a voltage of 2.9 V. LDO-2 supports a current limit function, which reduces the output voltage when the current exceeds the specified value.

### **LDO-3**

LDO-3 takes the CH-8 output voltage as an input and then outputs a voltage of 3.1 V. LDO-3 supports a current limit function, which reduces the output voltage when the current exceeds the specified value. LDO-3 can be turned on/off using the LDOSW3 control register.

A delay is inserted before LDO-3 is turned on so that the entire system can start up and be stable. LDO-3 cannot be turned on until approximately 30 µs elapse after the detection of READY. DELAY2 in [Figure 29](#page-38-0) represents this delay.

### **LDO-4**

LDO-4 takes the CH-8 output voltage as an input and then outputs a voltage of 3.1 V. LDO-4 supports a current limit function, which reduces the output voltage when the current exceeds the specified value.

To prevent an inrush current during startup, LDO-4 has a delay so that it is not turned on simultaneously with LDO-3. LDO-4 cannot be started until 1.03 ms elapses after the detection of READY. This ensures that LDO-4 is not started until 1 ms elapses after the startup of LDO-3, which is started 30 µs after READY detection. DELAY3 in [Figure 29](#page-38-0) represents this delay.

LDO-4 is controlled using the LDO4\_ON pin, as follows:



### **LDO-5**

LDO-5 takes the CH-4 output voltage as an input and then outputs a voltage of 8.5 V to 13.5 V for the LCD panel. LDO-5 supports a current limit function, which reduces the output voltage when the current exceeds the specified value. LDO-5 can be turned on/off using the LDOSW5 control register. LDO-3 has a soft-start pin due to the power it drives.

### **PROTECTION FUNCTIONS**

### **TSD**

The thermal shutdown (TSD) function protects the TPS65520A from overheat.

If the TSD activates, the TPS65520A stops all channels other than CH-8. CH-8 expects that the Sub-CPU drives PWR ON low due to the stop of CH-1 and CH-2, causing the TPS65520A to enter skip mode.

### **SCP**

The short-circuit protection (SCP) function protects the output of each switching regulator from short-circuiting. If the SCP activates, the TPS65520A stops all channels other than CH-8. CH-8 expects that the Sub-CPU drives PWR ON low due to the stop of CH-1 and CH-2, causing the TPS65520A to enter skip mode.

[Figure 26](#page-34-0) shows the block diagram, the connection of external devices, and the per-channel short-circuit information from the control section for each switching regulator

<span id="page-34-0"></span>

**Figure 26. SCP Block Diagram**

### **OVP**

The overvoltage protection (OVP) function protects the CH-2, CH-3, CH-6, and CH-7 outputs from overvoltage.

If the OVP for CH-6 activates, the TPS65520A internally latches the CH-6 OVP and disables CH-6. The MOS switch between ICH6 and FB6 is designed to remain on if the OVP activates and discharges the VCH6 potential through a diode and sense resistor. To cancel the OVP for CH-6, drive PWR\_ON low. The OVP for CH-6 affects the CH-6 output only.

If the OVP for a channel other than CH-6 activates, the TPS65520A disables the power MOS-FET switching for that channel while still allowing the operation of the channel.

The OVP for channels other than CH-6 does not have a latch function so that the TPS65520A automatically restores normal operation once it exits from the overvoltage state.

### **OCP**

The overcurrent protection (OCP) function protects the CH-6 output from overcurrent.

The OCP monitors the FB6 pin and, if its voltage exceeds 0.85 V, it determines that an overcurrent is flowing through CH-6. If the OCP activates, the TPS65520A disables power MOS-FET switching for CH-6 while still allowing the operation of CH-6. In the same way as with the OVP, the MOS switch between ICH6 and FB6 is designed to remain on if the OCP activates and discharges the VCH6 potential through a diode and sense resistor.

The TPS65520A restarts switching once the voltage on the FB6 pin falls below 0.85 V. The OCP does not have a latch function so that the TPS65520A automatically restores normal operation once it exits from the overcurrent state.

### **SUB-CPU CONTROL (RESET)**

The Sub-CPU function monitors the LDO-2 voltage to output XRESET, and it monitors VCH8 to output READY.

[Figure 27](#page-35-0) shows a block diagram of this function.

<span id="page-35-0"></span>

**Figure 27. Sub-CPU Control Block Diagram**

### **OPERATION SEQUENCE**

#### **SOFT-START**

The soft-start function of the TPS65520A controls the constant-current charging of the capacitors connected to the SS SYNC, SS2, SS3, SS5, SS6, and SSLDO5 pins based on their pin voltages. When the voltage at a soft-start pin becomes approximately 0.85 V, its corresponding regulator output becomes 100%.

### **SOFT-START OK SIGNAL FOR CH-3**

The soft-start circuit for CH-3 has a logic output (internal signal) function that indicates the end of soft-start for sequence control.

[Figure 28](#page-36-0) shows the entire soft-start circuit. As shown, the voltage on the SS3 pin is used as a reference for the CH-3 control section. The control section operates based on the SS3 voltage or the band gap buffer reference voltage for the CBG pin, whichever is lower.

In [Figure 28,](#page-36-0) the comparator that outputs the SS3OK signal implements the logic output function for sequence control. The threshold value for the comparator is set to a value (VSS3OK) that is sufficiently higher than the band gap buffer reference voltage. It can be assumed that CH-3 has been started when the comparator outputs the SS3OK signal, except when the CH-3 load is heavy or short-circuited.

<span id="page-36-0"></span>

**Figure 28. CH-3 Soft-Start Circuit**

### **SEQUENCE CONTROL**

Most operations of the TPS65520A are controlled by the Sub-CPU. When a valid power supply, ac adaptor, or battery is inserted, the TPS65520A automatically activates the Sub-CPU. If a Sub-CPU does not exist, the TPS65520A automatically activates the regulators and LDOs using the default values for control registers.

[Figure 29](#page-38-0) shows the connection of enable signals for the TPS65520A. [Figure 30](#page-39-0) shows a timing chart. In [Figure 30,](#page-39-0) ENREGs, EN3S, EN6, EN7, ENLDO3, and ENLDO5 represent the internal enable signals shown in [Figure 29](#page-38-0).

The following describes the relationship among enable signals in

- 1. Upon power-up, the TPS65520A starts the wake-up circuit for CH-8 and activates the VCH8 potential. In the figure, only CH-8 is operating.
- 2. Once VCH8 rises, the READY detection circuit is activated and detects READY.
- 3. Upon the detection of READY, CH-8 exits from the wake-up state and enters skip mode. At this time, the blocks in the upper half of the figure can operate. They are turned on if the enable logic signal is valid.
- 4. In skip mode after wake-up, CH-8 enters PWM mode when PWR\_ON is driven high.
	- a. PWR\_ON has a delay of approximately 60 µs to ensure that the OSC starts completely before channels start operating. DELAY0 in the figure represents this delay.
	- b. A delay of approximately 1 ms is inserted to ensure that CH-8 enters PWM mode completely before channels start operating. DELAY1 in the figure represents this delay.
- 5. Once CH-8 enters PWM mode, each switching regulator channel starts operating. CH-3 starts first. The SS3OK signal from CH-3 causes other channels to start.

In [Figure 30](#page-39-0), the TPS65520A performs the following operation, described along the time axis in the figure:

- 1. In response to CH-8 starting up, the internal logic reset signal is generated at the same time as READY being canceled, thus resetting the maintained status values.
- 2. On the rising edge of PWR\_ON, CH-8 exits from skip mode and enters PWM mode. The DELAY0 and DELAY1 blocks, shown in the upper part of [Figure 29](#page-38-0), insert delays to ensure that the mode transition is over before channels start operating, resulting in a total delay of 544 PWM pulses to complete this process.
- 3. Upon the mode transition of CH-8, CH-3 starts using the soft-start procedure.
- 4. The SS3OK signal output during the soft-start of CH-3 causes all other blocks to be enabled at one time, after which normal operation starts.
- 5. On the falling edge of SYDDON, all channels are disabled at one time.

The shaded portions of [Figure 30](#page-39-0) represent the on/off control applied by the Sub-CPU (if used) through the serial interface. If a Sub-CPU is used, control registers are written between the rising edges of XRESET and PWR\_ON. Any channels that have been turned off do not start until the Sub-CPU turns them on again. If the Sub-CPU specifies off for a channel that has been active from the startup, the channel goes off from that instant.

If a Sub-CPU is not used, the timing waveforms do not have the shaded portions. All channels are turned on with default values set in the control registers.

<span id="page-38-0"></span>

**Figure 29. Enable Signal Connections**

The shaded portions apply only when a Sub-CPU is used.

<span id="page-39-0"></span>





### **SERIAL INTERFACE, CONTROL REGISTERS, AND EEPROMS**

The logic control section of the TPS65520A consists of the serial interface, control registers, and EEPROMs. See the EEPROM MAP section for details of control registers, EEPROMs, and the bit assignment for reading the protection states.

The logic section operates in either of two operating modes: para mode or test mode. Each mode is described in this section.

[Figure 34](#page-42-0) shows the overall block configuration. In the figure, the 48-bit Shift Register block accepts D[47] (MSB) last in the time sequence. Figure 31 shows the configuration of the parity judgment circuit.



**Figure 31. Configuration for Parity Bit Calculation**

### **NORMAL MODE**

Driving the TEST input signal low selects para mode. In this mode, the TPS65520A allows access to the control registers.

Figure 32 shows the shift register configuration from input DIN to output DOUT. [Figure 33](#page-41-0) shows a single access cycle. As shown in [Figure 33](#page-41-0), once 48 bits have been input to the shift register, the TPS65520A determines the parity according to the output from DOUT and latches the input data using the LD input signal.

In para mode, DOUT directly reflects the output from the parity check block, which is a random logic circuit. Note, therefore, that any circuit that responds to the edge of DOUT may cause malfunctioning connections.

In para mode, the EEPROMs send the written data to each internal block.



**Figure 32. Shift Register Configuration in Para Mode**

<span id="page-41-0"></span>**SLVS657–JUNE 2006**





**Figure 33. Serial Interface Timing Chart in Para Mode**

<span id="page-42-0"></span>

**Figure 34. Serial Interface Block Diagram**

#### **TEST MODE**

Driving the TEST input signal high selects test mode. In this mode, the TPS65520A allows access to all logic functions, including EEPROMs. The following test operations are supported:

**www.ti.com**

Texas **ISTRUMENTS** 

- Test A: In the same way as Para mode, the TPS65520A allows access to the control registers. Unlike the para mode, no parity check is performed. The parity judgment result is internally fixed to OK and the contents of the shift register are sent to DOUT.
- Test 0: The contents of the control registers are copied to the shift register in synchronization with the TLD input signal. After copying, a CLK input causes the control register value to appear at DOUT.
- Test 1: Prepare (latch) the data to be written to the user setup EEPROM. When Test 6 is performed subsequently, the latched data is written to the EEPROM. After the data is latched, any internal blocks that reference values from EEPROM will see the latched data, instead of the data stored in EEPROM.
- Test 2: The contents of the user setup EEPROM are copied to the shift register in synchronization with the TLD input signal. After copying, a CLK input causes the value from the user setup EEPROM to appear at DOUT.
- Test 3: The states of the protection functions are copied to the shift register in synchronization with the TLD input signal. After copying, a CLK input causes the protection state value to appear at DOUT.
- Test 4: Prepare (latch) the data to be written to the trimming EEPROM. When Test 7 is performed subsequently, the latched data is written to the EEPROM. After the data is latched, any internal blocks that reference values from EEPROM will see the latched data, instead of the data stored in EEPROM.
- Test 5: The contents of the trimming EEPROM are copied to the shift register in synchronization with the TLD input signal. After copying, a CLK input causes the value from the trimming EEPROM to appear at DOUT.
- Test 6: Data is written to the user setup EEPROM.
- Test 7: Data is written to the trimming EEPROM.
- Test Mode Switching: Test A does not require a transition to a special mode. Its operation is the same as in normal mode, except the difference in the DOUT output.
- Tests 0 to 7 require explicit mode switching using the Decoder shown in [Figure 34.](#page-42-0) The Decoder uses the three high-order bits in the shift register to change the mode. Table 8 shows the bit assignment.



#### **Table 8. Bit Assignments**

• Information Read Mode: In Test mode, Tests 0, 2, 3, and 5 have a common function: copy some TPS65520A internal logic values to the shift register and read them from DOUT. Since their operations are similar, this section describes them together.

[Figure 35](#page-44-0) to [Figure 38](#page-44-0) shows the shift register configuration from input DIN and output DOUT as well as changes in the shift register caused by a TLD input pulse.

<span id="page-44-0"></span>

**Figure 38. Shift Register Configuration and Changes for Test 5**

[Figure 39](#page-45-0) takes Test 0 as an example and shows a single access cycle. As shown in the figure, a TLD input from DIN, following the input of the data 000 (bin) to select Test 0, causes the contents of the control registers to be copied to the shift register. Subsequent 48-bit CLK inputs enables the user to read data sequentially from DOUT.

The values read in Test 3 are cleared once PWR\_ON is pulled high. Data should, therefore, be read while PWR\_ON is low after protection activates.



<span id="page-45-0"></span>

**Figure 39. Serial Interface Timing Chart in Test Mode: Information Read**

EEPROM Data Input Mode: In test mode, Tests 1 and 4 have a common function: internally latch the data to be written to an EEPROM in the TPS65520A temporarily. Since their operations are similar, this section describes them together.

Figure 40 and Figure 41 show the shift register configuration from input DIN and output DOUT.





Figure 42 takes Test 1 as an example and shows a single access cycle. As shown in the figure, a TLD input from DIN, following the input of the data to be written to the EEPROM and then 001 (bin) to select Test 1, causes the TPS65520A to internally latch the data to be written temporarily. If data is latched at least once by TLD, any internal blocks that reference values from EEPROM will see the latched data, instead of the data stored in EEPROM, until TEST is driven low.



**Figure 42. Serial Interface Timing Chart in Test Mode: EEPROM Data Input**

EEPROM Data Write Mode: In test mode, tests 6 and 7 have a common function: write data to an EEPROM in the TPS65520A. Since their operations are similar, this section describes them together.

[Figure 43](#page-47-0) takes test 6 as an example and shows a single access cycle. As shown in the figure, the EEPROM write voltage, ROMWR, is applied after the data  $110$  (bin) is input from DIN to select Test 6. A TLD input following the rise of ROMSW triggers a write to the EEPROM. The duration of the write depends on the TLD pulse width. Once the write is finished, stop applying ROMWR.

For Test 7, write protection is applied to the write timing signal generated using TLD.

#### <span id="page-47-0"></span>**SLVS657–JUNE 2006**

Ш. Texas **INSTRUMENTS www.ti.com**



### **Figure 43. Serial Interface Timing Chart in Test Mode: EEPROM Data Write**





**SLVS657–JUNE 2006**

### **Table 9. EVM-XX LIST OF MATERIALS (continued)**







### **TYPICAL CHARACTERISTICS**





**SLVS657–JUNE 2006**





### **TYPICAL CHARACTERISTICS (continued)**

**www.ti.com**

Texas Instruments



**SLVS657–JUNE 2006**





### **TYPICAL CHARACTERISTICS (continued)**

**www.ti.com**

Texas **INSTRUMENTS** 

Ш.



**SLVS657–JUNE 2006**









₩ **TEXAS INSTRUMENTS www.ti.com**

**SLVS657–JUNE 2006**







**SLVS657–JUNE 2006**





### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



**TI E2E Community Home Page** [e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated