

## 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

#### IDT23S05E

#### **FEATURES:**

- · Phase-Lock Loop Clock Distribution
- 10MHz to 200MHz operating frequency
- · Distributes one clock input to one bank of five outputs
- · Zero Input-Output Delay
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle</li>
- · IDT23S05E-1 for Standard Drive
- IDT23S05E-1H for High Drive
- · No external RC network required
- · Operates at 3.3V VDD
- · Power down mode
- · Spread spectrum compatible
- Available in SOIC package

## NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01


#### **DESCRIPTION:**

The IDT23S05E is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 200MHz.

The IDT23S05E is an 8-pin version of the IDT23S09E. IDT23S05E accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates up to 200MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S05E enters power down. In this mode, the device will draw less than  $12\mu A$  for Commercial Temperature range and less than  $25\mu A$  for Industrial temperature range, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power.


The IDT23S05E is characterized for both Industrial and Commercial operation.

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **PIN CONFIGURATION**



SOIC TOP VIEW

#### **APPLICATIONS:**

- SDRAM
- Telecom
- Datacom
- · PC Motherboards/Workstations
- · Critical Path Delay Designs

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Max.	Unit
VDD	Supply Voltage Range	-0.5 to +4.6	V
VI <sup>(2)</sup>	Input Voltage Range (REF)	-0.5 to +5.5	V
Vı	Input Voltage Range	-0.5 to	٧
	(except REF)	VDD+0.5	
IIK (VI < 0)	Input Clamp Current	<b>-</b> 50	mA
Io (Vo = 0 to VDD)	Continuous Output Current	±50	mA
VDD or GND	Continuous Current	±100	mA
TA = 55°C	Maximum Power Dissipation	0.7	W
(in still air) <sup>(3)</sup>			
Tstg	Storage Temperature Range	-65 to +150	°C
Operating	Commercial Temperature	0 to +70	°C
Temperature	Range		
Operating	Industrial Temperature	-40 to +85	°C
Temperature	Range		

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

#### PIN DESCRIPTION

Pin Name	Pin Number	Туре	Functional Description
REF <sup>(1)</sup>	1	IN	Input reference clock, 5 Volt tolerant input
CLK2 <sup>(2)</sup>	2	Out	Output clock
CLK1 <sup>(2)</sup>	3	Out	Output clock
GND	4	Ground	Ground
CLK3 <sup>(2)</sup>	5	Out	Output clock
V <sub>DD</sub>	6	PWR	3.3V Supply
CLK4 <sup>(2)</sup>	7	Out	Output clock
CLKOUT <sup>(2)</sup>	8	Out	Output clock, internal feedback on this pin

#### NOTES:

- 1. Weak pull down.
- 2. Weak pull down on all outputs.

## OPERATING CONDITIONS - COMMERCIAL

Symbol	Parameter	Min.	Max.	Unit
VDD	Supply Voltage		3.6	V
TA	TA Operating Temperature (Ambient Temperature)		70	°C
CL	Load Capacitance < 100MHz	_	30	pF
	Load Capacitance 100MHz - 200MHz	_	10	
CIN	Input Capacitance	_	7	pF

## DC ELECTRICAL CHARACTERISTICS - COMMERCIAL

Symbol	Parameter	Co	Conditions		Max.	Unit
VIL	Input LOW Voltage Level			_	0.8	V
ViH	Input HIGH Voltage Level			2	_	V
lıL	Input LOW Current	VIN = 0V		_	50	μΑ
lін	Input HIGH Current	VIN = VDD	VIN = VDD		100	μΑ
Vol	Output LOW Voltage	Standard Drive	IOL = 8mA	_	0.4	V
		High Drive	IOL = 12mA (-1H)	$\neg$		
Vон	Output HIGH Voltage	Standard Drive	IOH = -8mA	2.4	_	V
		High Drive	Iон = -12mA (-1H)			
IDD_PD	Power Down Current	REF = 0MHz			12	μΑ
ldd	Supply Current	Unloaded Outputs at 66.6	66MHz	_	32	mA

# SWITCHING CHARACTERIST ICS (23S05E-1) - COMMERCIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tη	Output Frequency	10pFLoad	10	_	200	MHz
		30pFLoad	10	_	100	
	Duty Cycle = t2 t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
t3	Rise Time	Measured between 0.8V and 2V	_	_	2.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	_	2.5	ns
<b>t</b> 5	Output to Output Skew	All outputs equally loaded	_	_	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
tu	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
tLOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

#### NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

# SWITCHING CHARACTERISTICS (23S0 5E-1H) - COMMERCIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	_	200	MHz
		30pFLoad	10	_	100	
	Duty Cycle = t2 t1	Measured at 1.4V, Fout = 66.66MHz	40	50	60	%
	Duty Cycle = t2 t1	Measured at 1.4V, FOUT <50MHz	45	50	55	%
t3	RiseTime	Measured between 0.8V and 2V	_	_	1.5	ns
t4	Fall Time	Measured between 0.8V and 2V	_	_	1.5	ns
ts	Output to Output Skew	All outputs equally loaded	_	_	250	ps
ts	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices		0	700	ps
<b>t</b> 8	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	_	_	V/ns
tı	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
tLOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

#### NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

## OPERATING CONDITIONS - INDUSTRIAL

Symbol	Parameter	Min.	Max.	Unit
Vdd	Supply Voltage		3.6	V
TA	Operating Temperature (Ambient Temperature)	-40	+85	°C
CL	Load Capacitance < 100MHz		30	pF
	Load Capacitance 100MHz - 200MHz	_	10	
Cin	Input Capacitance	_	7	pF

## DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL

Symbol	Parameter	C	Conditions	Min.	Max.	Unit
VIL	Input LOW Voltage Level			_	0.8	V
VIH	Input HIGH Voltage Level			2	_	V
lı∟	Input LOW Current	VIN = 0V		_	50	μА
lін	Input HIGH Current	VIN = VDD	VIN = VDD		100	μΑ
Vol	Output LOW Voltage	Standard Drive	IOL = 8mA	_	0.4	V
		High Drive	IOL = 12mA (-1H)			
Vон	Output HIGH Voltage	Standard Drive	IOH = -8mA	2.4	_	V
		High Drive	IOH = -12mA (-1H)			
ldd_pd	Power Down Current	REF = 0MHz		_	25	μΑ
ldd	Supply Current	Unloaded Outputs at 66.	66MHz	_	35	mA

#### 3.3VZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM

# SWITCHING CHARACTERISTICS (23S05 E-1) - INDUSTRIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	_	200	MHz
		30pFLoad	10	_	100	
	Duty Cycle = t2 t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
t3	RiseTime	Measured between 0.8V and 2V	_	_	2.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	_	2.5	ns
t5	Output to Output Skew	All outputs equally loaded	-	_	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
17	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
tu	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
tLOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

#### NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

## <u>SWITCHING CHARACTERIS</u>TICS (23S05E-1H) - INDUSTRIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	_	200	MHz
		30pFLoad	10	_	100	
	Duty Cycle = t2 t1	Measured at 1.4V, Fout = 66.66MHz	40	50	60	%
	Duty Cycle = t2 t1	Measured at 1.4V, Fout <50MHz	45	50	55	%
t3	Rise Time	Measured between 0.8V and 2V	_	_	1.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	_	1.5	ns
t5	Output to Output Skew	All outputs equally loaded		_	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t7	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	_	_	V/ns
tu	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
tLOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

#### NOTES:

- 1. REF Input has a threshold voltage of VDD/2.
- 2. All parameters specified with loaded outputs.

#### ZERO DELAY AND SKEW CONTROL


All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay.


For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. For zero output-to-output skew, all outputs must be loaded equally.

## SPREAD SPECTRUM COMPATIBLE


Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.


## **SWITCHING WAVEFORMS**






All Outputs Rise/Fall Time






Input to Output Propagation Delay




Device to Device Skew

## **TEST CIRCUITS**




Test Circuit 1 (all Parameters Except t8)



Test Circuit 2 (t8, Output Slew Rate On -1H Devices)

## **ORDERING INFORMATION**



## \*NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

Part / Order Number	Shipping Packaging	Package	Temperature
23S05E-1DC*	Tubes	8-pin SOIC	0° to +70° C
23S05E-1DC8*	Tape and Reel	8-pin SOIC	0° to +70° C
23S05E-1DCI*	Tubes	8-pin SOIC	-40° to +85°C
23S05E-1DCI8*	Tape and Reel	8-pin SOIC	-40° to +85°C
23S05E-1HDC*	Tubes	8-pin SOIC	0° to +70° C
23S05E-1HDC8*	Tape and Reel	8-pin SOIC	0° to +70° C
23S05E-1HDCI*	Tubes	8-pin SOIC	-40° to +85°C
23S05E-1HDCI8*	Tape and Reel	8-pin SOIC	-40° to +85°C
23S05E-1DCG	Tubes	8-pin SOIC	0° to +70° C
23S05E-1DCG8	Tape and Reel	8-pin SOIC	0° to +70° C
23S05E-1DCGI	Tubes	8-pin SOIC	-40° to +85°C
23S05E-1DCGI8	Tape and Reel	8-pin SOIC	-40° to +85°C
23S05E-1HDCG	Tubes	8-pin SOIC	0° to +70° C
23S05E-1HDCG8	Tape and Reel	8-pin SOIC	0° to +70° C
23S05E-1HDCGI	Tubes	8-pin SOIC	-40° to +85°C
23S05E-1HDCGI8	Tape and Reel	8-pin SOIC	-40° to +85°C

