

### FEATURES AND BENEFITS

- Accurate power monitoring for both AC and DC applications
- UL certification for reinforced isolation up to 517 V<sub>RMS</sub> in a single package
- Accurate measurements of active, reactive, and apparent power, as well as power factor
- Separate RMS and instantaneous measurements for both voltage and current channels
- 0.85 mΩ primary conductor resistance for low power loss and high inrush current withstand capability
- Dedicated voltage zero crossing pin
- · Overcurrent fault output pin
- Hall-effect-based current measurement with commonmode stray field rejection
- User-programmable undervoltage and overvoltage thresholds for input voltage as well as overcurrent fault thresholds
- 1 kHz bandwidth
- Current-sensing range from 0 to 90 A
- Options for I<sup>2</sup>C or SPI digital interface protocols
- · User-programmable EEPROM and integrated charge pump
- 16-bit voltage and current ADCs

### PACKAGE

16-pin SOICW (suffix MA)



Not to scale

L (N) N (L)

### DESCRIPTION

The Allegro ACS71020 power monitoring IC greatly simplifies the addition of power monitoring to many AC or DC powered systems. The sensor may be powered from the same supply as the system's MCU, eliminating the need for multiple power supplies and expensive digital isolation ICs. The device's construction includes a copper conduction path that generates a magnetic field proportional to applied current. The magnetic field is sensed differentially to reject errors introduced by common mode fields.

Allegro's Hall-effect-based galvanically isolated current sensing technology achieves reinforced isolation ratings in a small PCB footprint. These features enable isolated current sensing without expensive Rogowski coils, oversized current transformers, isolated operational amplifiers, or the power loss of shunt resistors.

The ACS71020 power monitoring IC offers key power measurement parameters that can easily be accessed through its SPIor I<sup>2</sup>C digital protocol interfaces. Dedicated and configurable I/O pins for voltage zero crossing, undervoltage and overvoltage reporting, and overcurrent fault detection are also available (in I<sup>2</sup>C mode). The thresholds for overvoltage, undervoltage, and overcurrent are all user-programmable via EEPROM.


The ACS71020 is provided in a small low-profile surface mount SOIC16 wide-body package, is lead (Pb) free, and is fully calibrated prior to shipment from the Allegro factory. Customer calibration can further increase accuracy in application.

To User


GND

Linear

Regulator



1 MQ 1 MQ



Single Output

Supply (Flyback, etc.)

REINFORCED




# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **SELECTION GUIDE**

Part Number	V <sub>CC(NOM)</sub> (V)	I <sub>PR</sub> (A)	Communication Protocol	T <sub>A</sub> (°C)	Packing [1]
ACS71020KMABTR-015B5-SPI	5	±15	CDI	Ī	
ACS71020KMABTR-030B3-SPI	3.3	±30	±30 SPI	40 to 125	Tape and reel,
ACS71020KMABTR-030B3-I2C	3.3	±30	120	-40 to 125	1000 pieces per reel, 3000 pieces per box
ACS71020KMABTR-090B3-I2C	3.3	±90	I <sup>2</sup> C		en um contrator <b>a</b> utom contrator de la Principal de la Contrator de C

[1] Contact Allegro for additional packing options





# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>cc</sub>		6.5	٧
Reverse Supply Voltage	V <sub>RCC</sub>		-0.5	V
Input Voltage	V <sub>INP</sub> , V <sub>INN</sub>		V <sub>CC</sub> + 0.5	٧
Reverse Input Voltage	$V_{RNP}, V_{RNN}$		<del>-0</del> .5	٧
Digital I/O Voltage	V <sub>DIO</sub>	CDI 12C and general numbers 1/C	6	٧
Reverse Digital I/O Voltage	V <sub>RDIO</sub>	SPI, I <sup>2</sup> C, and general purpose I/O	-0.5	V
Operating Ambient Temperature	T <sub>A</sub>	Range K	-40 to 125	°C
Junction Temperature	T <sub>J</sub> (max)		165	°C
Storage Temperature	T <sub>stg</sub>		-65 to 170	°C

### **ISOLATION CHARACTERISTICS**

Characteristic	Symbol	Notes	Rating	Unit
Dielectric Strength Test Voltage	V <sub>ISO</sub>	Agency type-tested for 60 seconds per UL 60950-1 (edition 2). Production tested at 3000 V <sub>RMS</sub> for 1 second, in accordance with UL 60950-1 (edition 2).	4800	V <sub>RMS</sub>
Working Voltage for Pacie Icolation	V	Maximum approved working voltage for basic (single) isolation	1480	V <sub>PK</sub>
Norking Voltage for Basic Isolation	V <sub>WVBI</sub>	according to UL 60950-1 (edition 2).		V <sub>RMS</sub> or V <sub>DC</sub>
Waling Valley for Dainfassed Includes	At Visioner	Maximum approved working voltage for reinforced isolation		V <sub>PK</sub>
Working Voltage for Reinforced Isolation	V <sub>WVRI</sub>	according to UL 60950-1 (edition 2).	517	V <sub>RMS</sub> or V <sub>DC</sub>
Clearance	D <sub>cl</sub>	Minimum distance through air from IP leads to signal leads.	7.5	mm
Creepage	D <sub>cr</sub>	Minimum distance along package body from IP leads to signal leads	7.5	mm


### THERMAL CHARACTERISTICS

Characteristic	Symbol	Test Conditions*		Units
Package Thermal Resistance (Junction to Ambient)	R <sub>eJA</sub>	Mounted on the Allegro 85-0738 evaluation board with 700 mm <sup>2</sup> of 4 oz. copper on each side, connected to pins 1 and 2, and to pins 3 and 4, with thermal vias connecting the layers. Performance values include the power consumed by the PCB.	23	°C/W
Package Thermal Resistance (Junction to Lead)	R <sub>eJL</sub>	Mounted on the Allegro ACS71020 evaluation board.	5	°C/W

<sup>\*</sup>Additional thermal information available on the Allegro website. See https://www.allegromicro.com/en/Design=Center/Technical-Documents/Hall-Effect-Sensor-IC=Publications/DC-and-Transient-Current-Capability-Fuse-Characteristics.aspx.



### **FUNCTIONAL BLOCK DIAGRAM**



### **Table of Contents**

Features and Benefits	
Description	Ra
Package	Ph
Typical Application	Ze
Selection Guide	Powe
Absolute Maximum Ratings	Digita
Isolation Characteristics	Re
Thermal Characteristics	EE
Functional Block Diagram4	Me
Pinout Diagram and Terminal List5	Vo
Digital I/O5	Appli
Electrical Characteristics	Reco
Data Acquisition	Pack

ADCs	12
Raw Signal Sensitivity and Offset Trim	12
Phase Compensation	12
Zero Crossing	
Power Calculations	
Digital Communication	15
Registers and EEPROM	
EEPROM Error Checking and Correction (ECC)	17
Memory Map	
Volatile Memory Map	26
Application Connections	34
Recommended PCB Layout	
Package Outline Drawing	



### PINOUT DIAGRAM AND TERMINAL LIST

P+ 1	16 V NP
P+ 2	15 V NN
P+ 3	14 GND
P+ 4	13 vcc
P- 5	12 SDA/M SO
P- 6	11 SCL / SCLK
P- 7	10 D O 0 / MOS
P- 8	9 DO 1/CS

### **Pinout Diagram**

Manager		Des	cription	
Number	Name -	I2C	SPI	
1, 2, 3, 4	IP+	Terminals for current be	ing sensed; fused internally	
5, 6, 7, 8	IP-	Terminals for current be	ing sensed; fused internally	
9	DIO_1/CS	Digital I/O 1	Chip Select (CS)	
10	DIO_0/MOSI	Digital I/O 0	MOSI	
11	SCL/SCLK	SCL	SCLK	
12	SDA /MISO	SDA	MISO	
13	VCC	Device powe	r supply terminal	
14	GND	Device Power and	Signal ground terminal	
15	VINN	Negative	Negative Input Voltage	
16	VINP	Positive I	nput Voltage	

### DIGITAL I/O

The Digital I/O can be programmed to represent the following functions (Digital Output pins are low true):

### DIO 0:

0. VZC: Voltage zero crossing

1. OVRMS: The VRMS overvoltage flag

2. UVRMS: The VRMS undervoltage flag

3. The OR of OVRMS and UVRMS (if either flag is triggered, the DIO 0 pin will be asserted)


### DIO\_1:


0. OCF: Overcurrent fault

1. UVRMS: The VRMS undervoltage flag

2. OVRMS: The VRMS overvoltage flag

 The OR of OVRMS, UVRMS, and OCF\_LAT [Latched Overcurrent fault] (if any of the three flags are triggered, the DIO 1 pin will be asserted)







# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

COMMON ELECTRICAL CHARACTERISTICS [1]: Valid through the full range of T<sub>A</sub> and V<sub>CC</sub> = V<sub>CC</sub>(nom), unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
ELECTRICAL CHARACTERISTICS	-		:: : : : : : : : : : : : : : : : : : :		AU .	
Supply Voltage	V <sub>CC</sub>		V <sub>CC(nom)</sub> × 0.9	V <sub>CC(nom)</sub>	V <sub>CC(nom)</sub> × 1.1	٧
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> (min) ≤ V <sub>CC</sub> ≤ V <sub>CC</sub> (max), no load on output pins	=	12	14	mA
VOLTAGE INPUT BUFFER	t.		200		AR 30	
Differential Input Range	ΔVIN	V <sub>INP</sub> - V <sub>INN</sub>	-275	922	275	mV
Common Mode Input Voltage	V <sub>N(CM)</sub>		$^{2/_{3}} \times V_{CC}$ - 0.275	<del>(m</del>	<sup>2</sup> / <sub>3</sub> × V <sub>CC</sub> + 0.275	٧
VOLTAGE CHANNEL ADC	37		-2			
Sample Frequency	f <sub>S</sub>		-	32	-	kHz
Number of Bits	N <sub>ADC(V)</sub>		28	16	<u> </u>	bits
Voltage ADC Power Supply Rejection	V_PSRR	Ratio of change on V <sub>CC</sub> to change in ADC internal reference at DC	60	70	=	dB
VOLTAGE CHANNEL			## ×		75 2	
Noise	$V_N$		<u>854</u> ));	10	<del>10</del>	LSB
Internal Bandwidth	BW			1		kHz
Linearity Error	E <sub>LIN</sub>		<u>\$21)</u>	±0.2	123	%
CURRENT CHANNEL ADC			-577 ×			
Sample Frequency	f <sub>S</sub>		-	32	=	kHz
Number of Bits	N <sub>ADC(I)</sub>		28	16	#	bits
Current Channel ADC Power Supply Rejection	I_PSRR	Ratio of change on V <sub>CC</sub> to change in ADC internal reference at DC	60	70	120	dB
CURRENT CHANNEL	***		200	,		
Internal Bandwidth	BW		22%	1	140	kHz
Primary Conductor Resistance	R <sub>P</sub>	T <sub>A</sub> = 25°C	a	0.85		mΩ
Noise	$V_N$		=	100	120	LSB
Linearity Error	E <sub>LIN</sub>		(E)	±1.5		%
OVERCURRENT FAULT CHARACTERISTIC	S		.,		16	
Fault Response Time	t <sub>RF</sub>	Time from I <sub>P</sub> rising above I <sub>FAULT</sub> until $V_{FAULT} < V_{FAULT(max)}$ for a current step from 0 to 1.2 × I <sub>FAULT</sub> ; 10 k $\Omega$ and 100 pF from DIO_1 to ground; fltdly = 0	<u>61</u> 9	5	£1	μs
Internal Bandwidth	BW		===	200	6500A	kHz
Fault Hysteresis [2]	I <sub>HYST</sub>		#3	0.05 × I <sub>PR</sub>	=	Α
Fault Range	I <sub>FAULT</sub>	Set using FAULT field in EEPROM	0.5 × I <sub>PR</sub>	922	1.75 × I <sub>PR</sub>	Α
VOLTAGE ZERO CROSSING				8		
Voltage Zero Crossing Delay	t <sub>d</sub>		=0	700		μs

<sup>[1]</sup> Device may be operated at higher primary current levels, I<sub>P</sub>, ambient, T<sub>A</sub>, and internal leadframe temperatures, T<sub>A</sub>, provided that the Maximum Junction Temperature, T<sub>J</sub>(max), is not exceeded.

Continued on next page...



<sup>[2]</sup> After I<sub>P</sub> goes above I<sub>FAULT</sub>, tripping the internal fault comparator, I<sub>P</sub> must go below I<sub>FAULT</sub> – I<sub>HYST</sub>, before the internal fault comparator will reset.

# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

**xKMATR-I2C OPERATING CHARACTERISTICS:** Valid through the full range of  $T_A$ ,  $V_{CC} = V_{CC}(nom)$ ,  $R_{EXT} = 10 \text{ k}\Omega$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
I <sup>2</sup> C INTERFACE CHARACTERISTICS [1]		2.5		29	302	
Bus Free Time Between Stop and Start	t <sub>BUF</sub>		1.3	92	=	μs
Hold Time Start Condition	t <sub>hdSTA</sub>		0.6	, sa	555	μs
Setup Time for Repeated Start Condition	t <sub>suSTA</sub>		0.6	-	=	μs
SCL Low Time	$t_{LOW}$		1.3	· · · · · · · · · · · · · · · · · · ·	578	μs
SCL High Time	t <sub>HIGH</sub>		0.6	<u> </u>	-	μs
Data Setup Time	t <sub>suDAT</sub>		100	9 <u>26</u>	22	μs
Data Hold Time	t <sub>hdDAT</sub>		0	,	900	μs
Setup Time for Stop Condition	t <sub>suSTO</sub>		0.6	==	-	μs
Logic Input Low Level (SDA, SCL pins)	VL		95 <del>-1</del> 3	855	30	%V <sub>CC</sub>
Logic Input High Level (SDA, SCL pins)	VIH		70	; —	-	%V <sub>CC</sub>
Logic Input Current	I <sub>N</sub>	Input voltage on SDA or SCL = 0 V to V <sub>CC</sub>	-1	) (EE)	1	μА
Output Low Voltage (SDA)	V <sub>OL</sub>	SDA sinking = 1.5 mA	88 <b>—</b> 83		0.36	٧
Clock Frequency (SCL pin)	f <sub>CLK</sub>		8 <del>-</del> 2	(14)	400	kHz
Output Fall Time (SDA pin)	t <sub>f</sub>	$R_{EXT} = 2.4 \text{ k}\Omega, C_B = 100 \text{ pF}$	(6—1)	4 <del>10</del> )	250	ns
I <sup>2</sup> C Pull-Up Resistance	R <sub>EXT</sub>		2.4	10	50-5	kΩ
Total Capacitive Load for Each of SDA and SCL Buses	СВ		35 <b>—</b> 31	924	20	pF

<sup>[1]</sup> These values are ratiometric to the supply voltage, I2C Interface Characteristics are ensured by design and not factory tested.




Figure 2: I<sup>2</sup>C Interface Timing



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

xKMATR-SPI OPERATING CHARACTERISTICS: Valid through the full range of TA, VCC = VCC(nom), unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
SPI INTERFACE CHARACTERISTIC	S	·				
Digital Input High Valtage	V	MOSI, SCLK, CS pins, V <sub>CC</sub> (nom) = 3.3 V	2.8	155	3.63	٧
Digital Input High Voltage	V <sub>IH</sub>	MOSI, SCLK, CS pins, V <sub>CC</sub> (nom) = 5 V	4	=	5.5	٧
Digital Input Low Voltage	VL	MOSI, SCLK, CS pins	3 <u>—</u> N	12	0.5	٧
SPI Output High Voltage	N.	MISO pin, $C_L = 20$ pF, $T_A = 25$ °C, $V_{CC}$ (nom) = 3.3 V	2.8	3.3	3.8	V
SPI Output riigii Voltage	V <sub>OH</sub>	MISO pin, $C_L = 20$ pF, $T_A = 25$ °C, $V_{CC}$ (nom) = 5 V	4	5	5.5	V
SPI Output Low Voltage	V <sub>OL</sub>	MISO pin, C <sub>L</sub> = 20 pF, T <sub>A</sub> = 25°C	8 <del>-</del> 51	0.3	0.5	٧
SPI Clock Frequency	f <sub>SCLK</sub>	MISO pin, C <sub>L</sub> = 20 pF	0.1	12	10	MHz
SPI Frame Rate	t <sub>SPI</sub>		5.8	· · · · · · · · · · · · · · · · · · ·	588	kHz
Chip Select to First SCLK Edge	t <sub>cs</sub>	Time from CS going low to SCLK falling edge	50	92	=	ns
Data Output Valid Time	t <sub>DAV</sub>	Data output valid after SCLK falling edge	( <del>) -</del> /:	40	=	ns
MOSI Setup Time	t <sub>su</sub>	Input setup time before SCLK rising edge	25	==	24	ns
MOSI Hold Time	t <sub>HD</sub>	Input hold time after SCLK rising edge	50	875		ns
SCLK to CS Hold Time	t <sub>CHD</sub>	Hold SCLK high time before CS rising edge	5	12	<u> 200</u>	ns
Load Capacitance	CL	Loading on digital output (MISO) pin	8-	19 <del>11</del> 2	20	pF




Figure 3: SPI Timing



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

ACS71020KMA-015B5 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range, T<sub>A</sub> = -40°C to 125°C, C<sub>RVPASS</sub> = 0.1 µF, and V<sub>CC</sub> = 5 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTIC	S					
Nominal Supply Voltage	V <sub>CC</sub> (nom)		8 <del>18</del>	5	_ =	٧
NOMINAL PERFORMANCE - (	CURRENT CHANN	EL <sub>1</sub>				
Current Sensing Range	I <sub>PR</sub>		-15	( <del>)</del>	15	Α
Sensitivity	Sens <sub>(I)</sub>	$I_{PR}$ (min) $< I_{P} < I_{PR}$ (max)	64	2184	Es	LSB/A
ACCURACY PERFORMANCE	- CURRENT CHAN	INEL		19	100	AV:
T-1-10-115	e	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	924	±2	1990	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	Size.	±3	. ==	%
TOTAL OUTPUT ERROR COM	PONENTS - CURE	RENT CHANNEL				
Sensitivity Error	E	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	855	±1	756	%
	E <sub>SENS(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	5#3	±1.5	=	%
West Free		I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	823	±300	- E	LSB
Offset Error	set Error E <sub>O(I)</sub>	$I_P = 0 \text{ A}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	2 <del>11</del>	±500	=	LSB
NOMINAL PERFORMANCE - \	OLTAGE CHANNI	EL				
Sensitivity	Sens <sub>(V)</sub>	$V_{PR}$ (min) $< V_P < V_{PR}$ (max)	34 <del>55</del>	238	===	LSB/m\
ACCURACY PERFORMANCE	- VOLTAGE CHAN	NEL				
T-1-10 1- 15		Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	N <del>111</del>	±1.2	-	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	924	±1.3		%
TOTAL OUTPUT ERROR COM	PONENTS - VOLT	AGE CHANNEL		200	2.4	-000
C	1 P	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	5#	±1	-	%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	1622	±1		%
0.5-1.5		V <sub>P</sub> = 0 mV, T <sub>A</sub> = 25°C to 125°C	5#	±100	=	LSB
Offset Error	E <sub>O(V)</sub>	$V_P = 0$ mV, $T_A = -40$ °C to 25°C	82	±150	===	LSB
ACCURACY PERFORMANCE	ACTIVE POWER			No.	50	**
	-	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	<u> 192</u>	±2.3	9 <u>88</u> 8	%
Total Output Error	E <sub>TOT(P)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	2 <del>11</del>	±3.3	-	%

<sup>[1]</sup> Typical values are based on mean ±3 sigma.



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

ACS71020KMA-030B3 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range,  $T_A = -40$ °C to 125°C,  $C_{BYPASS} = 0.1 \mu F$ , and  $V_{CC} = 3.3 \text{ V}$ , unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTIC	S					
Nominal Supply Voltage	V <sub>CC</sub> (nom)		( <del>1)</del>	3.3	<del></del> 3	٧
NOMINAL PERFORMANCE - 0	URRENT CHANN	EL				
Current Sensing Range	I <sub>PR</sub>		-30	-	30	Α
Sensitivity	Sens <sub>(I)</sub>	$I_{PR}$ (min) $< I_{P} < I_{PR}$ (max)	\$ <u>55</u>	1092		LSB/A
ACCURACY PERFORMANCE	- CURRENT CHAN	INEL		<u></u>	3-	100
TITION VE		Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	<u> 1884</u>	±2	<u> 188</u> )	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	410	±3	=	%
TOTAL OUTPUT ERROR COM	PONENTS - CURF	RENT CHANNEL		-Mi		
6 - T 1 F	20	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	্বাল্ক	±1	(FB)	%
Sensitivity Error	E <sub>SENS(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	( <del>(=</del>	±1.5	<b>*</b>	%
05 15	12	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	( <del>1</del>	±500	550	LSB
Offset Error	E <sub>O(I)</sub>	$I_P = 0 \text{ A}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	( <del>())</del>	±700	-:	LSB
NOMINAL PERFORMANCE - \	OLTAGE CHANNI	ĒL				
Sensitivity	Sens <sub>(V)</sub>	$V_{PR}$ (min) $< V_{P} < V_{PR}$ (max)	( <del>100</del>	238	-	LSB/mV
ACCURACY PERFORMANCE	- VOLTAGE CHAN	NEL				
T-1-10 + 15	_	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	19 <del>55</del>	±1.2	= 1	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	<u> </u>	±1.3	(28)	%
TOTAL OUTPUT ERROR COM	PONENTS - VOLT	AGE CHANNEL		19	40	1/2
	-	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	12 <u>44</u>	±1		%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	ंक्र	±1	(FB)	%
0% 15	_	V <sub>P</sub> = 0 mV, T <sub>A</sub> = 25°C to 125°C	( <del>(22</del>	±60	=	LSB
Offset Error	E <sub>O(V)</sub>	$V_P = 0$ mV, $T_A = -40$ °C to 25°C	( <del>255</del> )	±80	- <del> </del>	LSB
ACCURACY PERFORMANCE	ACTIVE POWER			No.	N.	
T. 1.6.1 . 1.E	5 <u>54</u> 1	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	7 <u>26</u>	±2.3	( <u>1115</u> ()	%
Total Output Error	E <sub>TOT(P)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	( <del>155</del>	±3.3	-:	%

<sup>[1]</sup> Typical values are based on mean ±3 sigma.



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

ACS71020KMA-090B3 PERFORMANCE CHARACTERISTICS: Valid through the full operating temperature range, T<sub>A</sub> = -40°C to 125°C,

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Unit
GENERAL CHARACTERISTIC	S			99	300	536
Nominal Supply Voltage	V <sub>CC</sub> (nom)		<u> 224</u>	3.3	<u>1880</u>	٧
NOMINAL PERFORMANCE - C	URRENT CHANN	EL				
Current Sensing Range	I <sub>PR</sub>		-90	=	90	Α
Sensitivity	Sens <sub>(I)</sub>	$I_{PR}$ (min) $< I_P < I_{PR}$ (max)	857	364	-	LSB/A
ACCURACY PERFORMANCE	CURRENT CHAN	NEL		A.	200	**
T.1.10 115	12 <u>22</u> 1	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	822	±2	===	%
Total Output Error	E <sub>TOT(I)</sub>	Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	2 <del>11</del>	±3	=	%
TOTAL OUTPUT ERROR COM	PONENTS - CURF	RENT CHANNEL				
		Measured at I <sub>P</sub> = I <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	8 <del>00</del>	±1	<del>100</del> 0	%
Sensitivity Error	$E_{SENS(I)}$ Measured at $I_P = I_{PR}$ (max), $T_A = -40^{\circ}$ C to 25°C		<u> 1944</u>	±1.5	=	%
	-	I <sub>P</sub> = 0 A, T <sub>A</sub> = 25°C to 125°C	銀売	±300	. =	LSB
Offset Error	E <sub>O(I)</sub>	$I_P = 0 \text{ A}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	244	±500	120	LSB
NOMINAL PERFORMANCE - V	OLTAGE CHANN	EL				
Sensitivity	Sens <sub>(V)</sub>	$V_{PR}$ (min) $<$ $V_{P}$ $<$ $V_{PR}$ (max)	5 <del>44</del>	238	-	LSB/m\
ACCURACY PERFORMANCE	VOLTAGE CHAN	INEL				
T. 10 1 1 E		Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	2 <del>11</del>	±1.2	-	%
Total Output Error	E <sub>TOT(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	82	±1.3	10715	%
TOTAL OUTPUT ERROR COM	PONENTS - VOLT	AGE CHANNEL				15
6 . T. T. T.	<b>完</b> 111	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	82	±1	). 1 <u>974</u>	%
Sensitivity Error	E <sub>SENS(V)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	N <del>111</del>	±1	-	%
Was Tree	<u>100</u> 0	V <sub>P</sub> = 0 mV, T <sub>A</sub> = 25°C to 125°C	<u> 1944</u>	±100	=	LSB
Offset Error	E <sub>O(V)</sub>	$V_P = 0$ mV, $T_A = -40$ °C to 25°C	Similar.	±150	=	LSB
ACCURACY PERFORMANCE	ACTIVE POWER			NB	•	make
THEOLOGIC	_	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = 25°C to 125°C	A <del>les</del>	±2.3	7 1883	%
Total Output Error	E <sub>TOT(P)</sub>	Measured at V <sub>P</sub> = V <sub>PR</sub> (max), T <sub>A</sub> = -40°C to 25°C	5 <del>22</del>	±3.3	-	%

<sup>[1]</sup> Typical values are based on mean ±3 sigma.



### DATA ACQUISITION

### **ADCs**

Both the Current and Voltage channels are sampled at a high frequency and then digitally filtered and decimated to avoid large anti-aliasing filters. The final sample rate will be near 32 kHz for an 8 MHz clock. The digital low-pass filters are EEPROM programmable and have a cutoff from 1 to 8 kHz. The digital word from the ADC is 16 bits for both the current and the voltage.

### **Raw Signal Sensitivity and Offset Trim**

The gain and offset for both current and voltage channels use a shared temperature compensation engine which is trimmed in production. The fine sensitivity and offset are also trimmed in production at the factory; however, the user has access to the fine sensitivity field for the current channel should they want to trim the gain in application.

### Phase Compensation

Phase delay may be introduced on either the voltage or current channels. The range is EEPROM selectable, either 5° of delay (step size of 0.67°) or 40° of delay (step size of 5.36°).

### **Zero Crossing**

The zero crossings are only detected on the voltage signal. Both the high-to-low and low-to-high transitions will be detected with time-based hysteresis that removes the possibility of noise causing multiple zero crossings to be reported at each true zero crossing.

The zero crossing output can be a square wave that transitions at each zero crossing or a pulse with a fixed width at each zero crossing. When in pulse mode, the width of the pulse is  $t_p$  (see delayent\_sel; nominal setting is 32  $\mu$ s). There will be a fixed delay,  $t_D$ , from the time that a true zero crossing has occurred to the time that it is reported. This delay helps to keep the zero crossing detection more precise.




Figure 4: Zero Crossing



### POWER CALCULATIONS

### IRMS / VRMS

Cycle by cycle calculation of the root mean square of both the current and voltage channels:

$$I_{RMS} = \sqrt{\frac{\sum_{n=0}^{n=N-1} I_n^2}{N}} \qquad V_{RMS} = \sqrt{\frac{\sum_{n=0}^{n=N-1} V_n^2}{N}}$$

where  $I_n$  (Icodes) and  $V_n$  (Vcodes) are the instantaneous measurements of current and voltage, respectively.

### **Apparent Power**

The magnitude of the complex power being measured; calculated at the end of each cycle:

$$|S| = I_{RMS} \times V_{RMS}$$

### **Active Power**

The real component of power being measured; calculated cycle by cycle:

$$P_{ACTIVE} = \frac{\sum_{n=0}^{n=N-1} P_n}{N} \qquad P_n = I_n \times V_n$$

### Reactive Power

Imaginary component of power being measured; calculated at the end of each cycle:

$$Q = \sqrt{S^2 - P_{ACTIVE}^2}$$

### **Power Factor**

The magnitude of the ratio of real power to apparent power; calculated at the end of each cycle:

$$|PF| = \frac{P_{ACTIVE}}{|S|}$$

### Lead/Lag

The voltage leading or lagging the current will be communicated as a single bit. This bit also represents the sign of the Reactive Power.




Figure 5: Power Triangle

## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Overcurrent Fault

The overcurrent fault threshold may be set from 50% to 175% of  $I_p$ . The user sets the trip point with an 8-bit word. The user also has the ability to set the trip level digital delay. This allows for up to a 32  $\mu$ s delay on the Fault.

### **Averaging Over Time**

IRMS or VRMS and PACTIVE may be averaged over a programmable number of updates. Note that either VMRS and IRMS can be averaged, not both.

The number of averages is controlled by two different registers. There is an accumulator that averages the above values. A 7-bit number, rms\_avg\_1, is used to determine the number of averages. There is an additional accumulator that will be used to average the output of the first accumulator. There is a 10-bit number, rms\_avg\_2, that will be used to determine the number of averages for this accumulator. The combination of the two accumulator allows the user to select how long to average for as well as how often the values are updated. The exact time this averages over depends on n (the number of samples per cycle). Averages could be read in Reg 0x26 to 0x29.

### Over/Undervoltage Detection

There are two flags that can be used to detect undervoltage and overvoltage. These flags have a programmable voltage trip level. Refer to the Digital I/O section for all possible configurations.




Figure 6: ACS71020 Trim Diagram



### DIGITAL COMMUNICATION

### Communication Interfaces

The ACS71020 supports communication over 1 MHz I<sup>2</sup>C and 10 MHz SPI. However, the communication protocol is fixed during factory programming. Refer to the Selection Guide for more information.

### SPI

The SPI frame consists of:

- The Master writes on the MOSI line the 7-bit address of the register to be read from or written to.
- The next bit on the MOSI line is the read/write (RW) indicator.
   A high state indicates a Read and a low state indicates a Write.
- The device sends a 32-bit response on the MISO line. The contents correspond to the previous command.
- On the MOSI line, if the current command is a write, the 32 bits correspond to the Write data, and in the case of a read, the data is ignored.

### Registers and EEPROM

### WRITE ACCESS

The ACS71020 supports factory and customer EEPROM space as well as volatile registers. The customer access code must be sent prior to writing these customer EEPROM spaces. In addition, the device includes a set of free space EEPROM registers that are accessible with or without writing the access code.

### **READ ACCESS**


All EEPROM and volatile registers may be read at any time regardless of the access code.

### **EEPROM**

At power up all shadow registers are loaded from EEPROM including all configuration parameters. The shadow registers can be written to in order to change the device behavior without having to perform an EEPROM write. Any changes made it shadow memory are volatile and do not persist through a reset event.

### WRITING

The Timing Diagram for an EEPROM write is shown in Figure 7 and Figure 8.






Figure 8: EEPROM Write – I<sup>2</sup>C Mode Blue represents data sent by the master and orange is the data sent by the slave.



### READING

The timing diagram for an EEPROM read is shown in Figure 9 and Figure 10.




Figure 9: EEPROM Read – SPI Mode For SPI, the read data will be sent out during the above command.




Figure 10: EEPROM Read – I<sup>2</sup>C Mode Blue represents data sent by the master and orange is the data sent by the slave.

# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **EEPROM Error Checking and Correction (ECC)**

Hamming code methodology is implemented for EEPROM checking and correction (ECC). ECC is enabled after power-up.

The ACS71020 analyzes message data sent by the controller and the ECC bits are added. The first 6 bits sent from the device to the controller are dedicated to ECC. The device always returns 32 bits.

### **EEPROM ECC Errors**

Bits	Name	Description
31:28	948	No meaning
27:26	ECC	00 = No Error 01 = Error detected and message corrected 10 = Uncorrectable error 11 = No meaning
25:0	D[25:0]	EEPROM data



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **MEMORY MAP**

### **EEPROM/Shadow Memory**

Е	EPROM	Sha	ido	w N	lem	or	<u>y</u>																								
	Address		Bits																												
-	<	31	30	29	28	27	26	25	24	23	22	21	20	19 1	8	17	16 14	14	13	12	11	10	8 6	7	6	5	4	3	2	1	0
	0x0B			E	СС							iavgselen	CI	s_sns				SI	ns_fii	ne						qv	o_fin	ie			
	0x0C			EC	CC						VII. 545	n			-	100			п	ms_a	avg_	2	2.5				rms	avg	_1		
FEDROM	0x0D			EC	cc			squarewave_en	halfcycle_en		fitdly					faul	t					chan_del_sel		ichan_del_en			pac	c <u>t</u> ri	i <mark>m</mark>		
EEE	0x0E			EC	CC								delaycnt_sel		uı	nden	/reg				over	vreg	**	bypass_n_en	vadc_rate_set		ve	vent	_cyc	s	
	0x0F			EC	CC									dio_1_sel		dio_0_sel							IZC_dis_siv_addr		i2c_	slv_a	addr				
	0x1B											iavgselen	cr	s_sns				SI	ns_fii	ne					-56	qv	o_fin	ie			
	0x1C											n								rms	_av	g_2					m	ıs_a	vg_1	ľ	
woh	0x1D							squarewave_en	halfcycle_en		fitdly					fa	au <mark>l</mark> t				pesnun	100	chan del sei	pesnun	ichan_del_en		p	acc_	trim		
Shadow	0x1E					SI SI							delaycnt_sel			unde	ervreg	K				overvr	eg		bypass_n_en	vadc_rate_set	18.9	veve	nt_c	ycs	
	0x1F													dio_1_sel		dio_0_sel						1	IZC dis siv addr		i2c_	slv_8	addr				0



### **Device Trim Flow**

The trim process for voltage, current, and power channels are depicted in Figure 11 through Figure 13. Refer to the "Register Details" Section for more information regarding trim fields.




Figure 11: Voltage Channel Trim Flow




Figure 12: Current Channel Trim Flow




Figure 13: Power Channel Trim Flow



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register Details – EEPROM

### Register 0x0B/0x1B

Bits	Name	Description
8:0	qvo_fine	Offset fine trimming on current channel
17:9	sns_fine	Fine gain trimming on the current channel
20:18	crs_sns	Coarse gain setting
21	iavgselen	Current Averaging selection
25:22	unused	Unused
31:26	ecc	Error Code Correction

### qvo\_fine

Offset adjustment for the current channel. This is a signed 9-bit number with an input range of -256 to 255. With a step size of 64 LSB, this equates to an offset trim range of -16384 to 16320 LSB, which is added to the icodes value. The trim is implemented as shown in Figure 12. The current channel's offset trim should be applied before the gain is trimmed. "qvo\_fine" is further described in Table 1.

Table 1: qvo\_fine

Range	Value	Units
-256 to 255	-16,384 to 16,320	LSB

### sns\_fine

Gain adjustment for the current channel. This is a signed 9-bit number with an input range of -256 to 255. This gain adjustment is implemented as a percentage multiplier centered around 1 (i.e. writing a 0 to this field multiplies the gain by 1, leaving the gain unaffected). The fine sensitivity parameter ranges from 50% to 150% of IP. The current channel's offset trim should be applied before the gain is trimmed. "sns\_fine" is further described in Table 2.

Table 2: sns\_fine

Range	Value	Units
-256 to 255	50 to 100	%

### crs sns

Coarse gain adjustment for the current channel. This gain is implemented in the analog domain before the ADC. This is a 3-bit number that allows for 8 gain selections. Adjustments to "crs\_sns" may impact the device's performance over temperature. Datasheet limits apply only to the factory settings for "crs\_sns". The gain settings map to  $1\times$ ,  $2\times$ ,  $3\times$ ,  $3.5\times$ ,  $4\times$ ,  $4.5\times$ ,  $5.5\times$ , and  $8\times$ . "crs sns" is further described in Table 3.

Table 3: crs\_sns

Range	Value	Units
0	1×	<u> </u>
1	2×	===
2	3×	=
3	3.5×	750
4	4×	-
5	4.5×	25
6	5.5×	*
7	8×	<u> 22</u> 2

### iavgselen

Current Averaging selection enable. 0 will select vrms for averaging. 1 will select irms for averaging. See Figure 6.



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x0C/0x1C

Bits	Name	Description
6:0	rms_avg_1	Average of the rms voltage or current – stage 1
16:7	rms_avg_2	Average of the rms voltage or current – stage 2
25:17	n	Number of samples per half period.
31:26	ecc	Error Code Correction

### rms\_avg\_1

Number of averages for the first averaging stage (vrmsavgonesec or irmsavgonesec). The value written into this field directly maps to the number of averages ranging from 0 to 127. The channel to be averaged is selected by the "current average select enable" bit (iavgselen). "rms\_avg\_1" is further described in Table 4.

Table 4: rms\_avg\_1

Range	Value	Units
0 to 127	0 to 127	number of averages

### rms\_avg\_2

Number of averages for the second averaging stage (vrmsavgonemin or irmsavgonemin). This stage averages the outputs of the first averaging stage. The value written into this field directly maps to the number of averages ranging from 0 to 1023. The channel to be averaged is selected by the "current average select enable" bit (iavgselen). "rms\_avg\_2" is further described in Table 5.

Table 5: rms\_avg\_2

Range	Value	Units
0 to 1023	0 to 1023	number of averages

#### n

This is the number of samples to be used in all rms calculations if the "bypass n enable" bit (bypass\_n\_en) is set. is set. If bypass\_n\_en is 0 (Reg 0x0E), then this field is unused. The value written into this field directly maps to the number of samples ranging from 0 to 511. "n" is further described in Table 6.

Table 6: n

Range	Value	Units
0 to 511	0 to 511	number of samples

## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x0D/0x1D

Bits	Name	Description	
6:0	pacc_trim	Trims the active power	
7	ichan_del_en	Enable phase delay on voltage or current channel	
8	unused	unused	
11:9	chan_del_sel	Sets phase delay on voltage or current channel	
12	unused	unused	
20:13	fault	Sets the overcurrent fault threshold	
23:21	fltdly	Sets the overcurrent fault delay	
24	halfcycle_en	Outputs pulses at every zero crossing when enabled, and every rising edge when disabled	
25	squarewave_en	Selects pulse or square wave output for the zero crossing reporting	
31:26	ecc	Error Code Correction	

### pacc\_trim

Offset trim in the active power calculation, and is implemented as shown in Figure 13. This is a signed 7-bit number with an input range of -64 to 63. This equates to a trim range of -384 to 378 LSB, which is added to the "pactive" value. "pacc\_trim" is further described in Table 7.

Table 7: pacc\_trim

Range	Value	Units	
-64 to 63	-384 to 378	LSB	

### ichan del en

Enables delay for either the voltage or current channel. Setting to 1 enables delay for the current channel. This behavior is depicted in Figure 11 and Figure 12. "ichan del en" is further described in Table 8.

Table 8: ichan\_del\_en

Range	Value	Units
0	0 – voltage channel	LSB
1	1 – current channel	LSB

### chan del sel

Sets the amount of delay applied to the voltage or current channel (set by ichan\_del\_en). The step size of this field is determined by the value of vadc\_rate\_sel. "chan\_del\_sel" is further described in Table 9.

Table 9: chan\_del\_sel

vadc_rate_sel	Range	Value	Units
0	0 to 7	0 to 219	μs
1	0 to 7	0 to 875	μs

#### fault

Overcurrent fault threshold. This is an usigned 8-bit number with an input range of 0 to 255, which equates to a fault range of 50% to 175% of IP. The factory setting of this field is 0. "fault" is further described in Table 10.

Table 10: fault

Range	Value	Units
0 to 255	50 to 175	% of IP

### fltdly

Fault delay setting of the amount of delay applied before flagging a fault condition. "fltdly" is further described in Table 11.

Table 11: fltdly

Range	Value	Units
0	0	μs
1	0	μs
2	4.75	μs
3	9.25	μs
4	13.75	μs
5	18.5	μs
6	23.25	μs
7	27.75	μs

### halfcycle en

Setting for the voltage zero-crossing detection. When set to 0, the voltage zero-crossing will be indicated on every rising edge. When set to 1, the voltage zero-crossing will be indicated on both rising and falling edges.



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### squarewave en

Setting for the Voltage Zero-Crossing Detection. When set to 0, the zero-crossing event will be indicated by a pulse on the DIO pin. When set to 1, the zero-crossing event will be indicated by a level change on the DIO pin. Note that the device must be configured to report Voltage-Zero-Crossing detection on the DIO pin.



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x0E/0x1E

Bits	Name	Description	
5:0	vevent_cycs	Sets the number of qualifying cycles needed to flag overvoltage or undervoltage	
6	vadc_rate_set	Sample Frequency Selection	
7	bypass_n_en	When enabled, the dynamic cal bration of n is ignored and instead uses the programmed n value for computations	
13:8	overvreg	Sets the overvoltage fault threshold	
19:14	undervreg	Sets the undervoltage fault threshold	
20	delaycnt_sel	Sets the width of the voltage zero-crossing output pulse	
25:21	unused	Unused	
31:26	есс	Error Code Correction	

### vevent\_cycs

Sets the number of cycles required to assert the OVRMS flag or the UVRMS. This is an unsigned 6-bit number with an input range of 0 to 63. The value in this field directly maps to the number of cycles. "vevent cycs" is further described in Table 12.

Table 12: vevent\_cycs

Range	Value	Units
0 to 63	1 to 64	cycles

### vadc\_rate\_set

Sets the voltage ADC update rate. Setting this field to a 0 selects a 32 kHz update. Setting this field to a 1 selects an 8 kHz update, which will reduce the number of samples used in each rms calculation, but will allow for a larger phase delay correction between channels (see chan\_del\_sel). "vadc\_rate\_set" is further described in Table 13.

Table 13: vadc\_rate\_set

Range	Value	Units
0	32	kHz
1	8	kHz

### bypass\_n\_en

When enabled, the dynamic calibration of n is ignored and instead uses the programmed n value for computations.

### overvreg

Sets the threshold of the overvoltage rms flag (ovrms). This is a 6-bit number ranging from 0 to 63. This trip level spans the entire range of the vrms register. The flag is set if the rms value is above this threshold for the number of cycles selected in vevent\_cycs. "overvreg" is further described in Table 14.

Table 14: overvreg

Range	Value	Units	
0 to 63	0 to 32,768	LSB	

### undervreg

Sets the threshold of the undervoltage rms flag (uvrms). This is a 6-bit number ranging from 0 to 63. This trip level spans one entire range of the vrms register. The flag is set if the rms value is below this threshold for the number of cycles selected in vevent\_cycs. "undervreg" is further described in Table 15.

Table 15: undervreg

Range	Value	Units
0 to 63	0 to 32,768	LSB

### delaycnt\_sel

Selection bit for the width of pulse for a voltage zero-crossing event. When set to 0, the pulse is 32  $\mu$ s. When set to 1, the pulse is 256  $\mu$ s. When the squarewave\_en bit is set, this field is ignored. "delayent\_sel" is further described in Table 16.

Table 16: delaycnt\_sel

Range	Value	Units
0	32	μs
1	256	μs



### Register 0x0F/0x1F

Bits	Name	Description
1:0	unused	Unused
8:2	i2c_slv_addr	I <sup>2</sup> C slave address selection
9	i2c_dis_slv_addr	Disable I <sup>2</sup> C slave address selection circuit
15:10	unused	Unused
17:16	dio_0_sel	Digital output 0 multiplexor selection bits
19:18	dio_1_sel	Digital output 1 multiplexor selection bits
25:20	unused	Unused
31:26	есс	Error Code Correction


### i2c\_slv\_addr

Settings for the I<sup>2</sup>C Slave Address. The Voltage on the DIO pins are measured at power and are used to set the device's slave address.

Each DIO pin has 4 voltage "bins" which may be used to set the I<sup>2</sup>C slave address. These voltages may be set using resistor divider circuits from VCC to Ground. "i2c\_slv\_addr" is further described in Table 17.

Table 17: i2c\_slv\_addr

DIC	1	DIC	0 0	A6	A5	A4	А3	A2	A1	A0	Slave Address (decimal)
0	0	0	0	1	1	0	0	0	0	0	96
0	0	0	1	1	1	0	0	0	0	1	97
0	0	1	0	1	1	0	0	0	1	0	98
0	0	1	1	1	1	0	0	0	1	1	99
0	1	0	0	1	1	0	0	1	0	0	100
0	1	0	1	1	1	0	0	1	0	1	101
0	1	1	0	1	1	0	0	1	1	0	102
0	1	1	1	1	1	0	0	1	1	1	103
1	0	0	0	1	1	0	1	0	0	0	104
1	0	0	1	1	1	0	1	0	0	1	105
1	0	1	0	1	1	0	1	0	1	0	106
1	0	1	1	1	1	0	1	0	1	1	107
1	1	0	0	1	1	0	1	1	0	0	108
1	1	0	1	1	1	0	1	1	0	1	109
1	1	1	0	1	1	0	1	1	1	0	110
1	1	1	1	EE	EEPROM value						



### i2c\_dis\_slv\_addr

Enables or disables the analog I<sup>2</sup>C slave address feature at power on. When this bit is set, the I<sup>2</sup>C slave address will map directly to i<sup>2</sup>C slv addr.

### dio\_0\_sel

Determines which flags are output on the DIO0 pin. Only used when the device is in I<sup>2</sup>C programming mode. "dio\_0\_sel" is further described in Table 18.

Table 18: dio\_0\_sel

Value	Selection
0	VZC: Voltage zero crossing
1	OVRMS: The VRMS overvoltage flag
2	UVRMS: The VRMS undervoltage flag
3	The OR of OVRMS and UVRMS (if either flag is triggered, the DIO_0 pin will be asserted)

### dio\_1\_sel

Determines which flags are output on the DIO1 pin. Only used when the device is in I<sup>2</sup>C programming mode. "dio\_1\_sel" is further described in Table 19.

Table 19: dio\_1\_sel

Value	Selection
0	OCF: Overcurrent fault
1	UVRMS: The VRMS undervoltage flag
2	OVRMS: The VRMS overvoltage flag
3	The OR of OVRMS, UVRMS, and OCF (if any of the three flags are triggered, the DIO_0 pin will be asserted).

# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **Volatile Memory**

	Address																Bi	its															
	₹	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x20									irms	i i														١	/rms							
[	0x21											3						Se.						pa	ctiv	е							
	0x22					2 9															Ŕ			pa	appa	aren	t						
[	0x23						0. 1				77	3												pi	mag	)							- 6
[	0x24					a 0					8 25		40					\$ 2 3 y				57 S					p	facto	ır				
[	0x25																											nur	npts	out			
[	0x26					35 50	0.00	ĬI	msa	vgor	nese	С	0 3							3 0		50	on no	VII	nsa	vgor	nese	C					
[	0x27							ir	msa	vgor	nemi	n												VII	nsa	vgor	nemi	in					
	0x28																33 - 36	40 0					р	actav	gon	ese	2						
Ιſ	0x29																						р	actav	gon	emir	1						
	0x2A		vcodes																														
اسا	0x2B	8 8																						ic	odes	s							
[를[	0x2C																pins	tant															
VOLATILE	0x2D																										pospf	posangle	undervoltage	overvoltage	faultlatched	faultout	vzerocrossout
Ιſ	0x2E																								T								
	0x2F	00 0					20 - 3 110 0									ac	cess	_co	de					- 00	720								
	0x30																																customer_access
	0x31																											n n					



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register Details - Volatile

### Register 0x20

Bits	Name	Description
14:0	vrms	Voltage RMS value
30:16	irms	Current RMS value

#### vrms

RMS voltage output. This field is an unsigned 15-bit fixed point number with 15 fractional bits. It ranges from 0 to  $\sim$ 1 with a step size of  $1/2^{15}$ . This number should be multiplied by the overall full scale of the voltage path in order to get to volts. For example, the device is trimmed to a full scale input of 275 mV, and if a resistor divider network is used to create 275 mV when it has 250 V across it, then the multiplier should be 250 V. "vrms" is further described in Table 20.

Table 20: vrms

Range	Value	Units
0 to ~1	[0 to ~1] × ΔV <sub>IN(MAX)</sub>	V

#### irms

RMS current output. This field is an unsigned 15-bit fixed point number with 14 fractional bits. It ranges from 0 to  $\sim$ 2 with a step size of  $1/2^{14}$ . This number should be multiplied by the overall full scale of the current path in order to get to amps. For example, if the device is trimmed to a full scale input of 30 A, then the multiplier should be 30 A. "irms" is further described in Table 21.

Table 21: irms

Range	Value	Units	j
0 to ~2	[0 to ~2] × I <sub>PR(MAX)</sub>	Α	

### Register 0x21

Bits	Name	Description
16:0	pactive	Active power

### pactive

Active power output. This field is a signed 17-bit fixed point number with 15 fractional bits. It ranges from -2 to ~2 with a step size of  $1/2^{15}$ . This number should be multiplied by the overall full-scale power in order to get to watts. For example, if full-scale voltage is 250 V and  $I_{PR}$  is 30 A, the multiplier will be 7500 W. "pactive" is further described in Table 22.

Table 22: pactive

Range	Value	Units
-2 to ~2	[-2 to ~2] × MaxPow	W



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x22

Bits	Name	Description
15:0	papparent	Apparent power

### papparent

Apparent power output. This field is an unsigned 16-bit fixed point number with 15 fractional bits. It ranges from 0 to  $\sim$ 2 with a step size of  $1/2^{15}$ . This number should be multiplied by the overall full-scale power in order to get to VA. For example, if full scale voltage is 250 V and  $I_{PR}$  is 30 A, then the multiplier will be 7500 VA. "papparent" is further described in Table 23.

Table 23: papparent

Range	Value	Units
0 to ~2	[0 to ~2] × MaxPow	VA

### Register 0x23

Bits	Name	Description
16:0	pimag	Reactive power

### pimag

Reactive power output. This field is an unsigned 17-bit fixed point number with 16 fractional bits. It ranges from 0 to ~2 with a step size of  $1/2^{16}$ . This number should be multiplied by the overall full-scale power in order to get to VAR. For example, if full-scale voltage is 250 V and  $I_{PR}$  is 30 A, then the multiplier will be 7500 VAR. "pimag" is further described in Table 24.

Table 24: pimag

Range	Value	Units
0 to ~2	[0 to ~2] × MaxPow	VAR



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x24

Bits	Name	Description
10:0	pfactor	Power factor

### pfactor

Power factor output. This field is an unsigned 9-bit fixed point number with 9 fractional bits. It ranges from 0 to  $\sim$ 1 with a step size of  $1/2^9$ . "pfactor" is further described in Table 25.

### Table 25: pfactor

Range	Value	Units
0 to ~1	0 to ~1	(ER)

### Register 0x25

Bits Name Description		Description	
8:0	numptsout	Number of samples of current and voltage used for calculations	

### numptsout

Number of points used in the rms calculation. If bypass\_n\_en is not set, then this will be the dynamic value that is evaluated internal to the device based on zero crossings of the voltage channel. If bypass\_n\_en is set to 1, then this will be the same as the value in the n field. "numptsout" is further described in Table 26.

Table 26: numptsout

Range	Value	Units
0 to 255	0 to 255	-



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x26

Bits	Name	Description	
14:0	vrmsavgonesec	Averaged voltage RMS value – duration set by rms_avg_1 – This register will be zero if iavgselen = 1	
30:16	irmsavgonesec	Averaged current RMS value – duration set by rms_avg_1 – This register will be zero if iavgselen = 0	

### vrmsavgonesec

### irmsavgonesec

Voltage RMS value averaged according to rms\_avg\_1. This register will be zero if iavgselen = 1.

Current RMS value averaged according to rms\_avg\_1. This register will be zero if iavgselen = 0.

### Register 0x27

Bits	Name	Description	
14:0	vrmsavgonemin	Averaged voltage RMS value – duration set by rms_avg_2 – This register will be zero iavgselen = 1	
		Averaged current RMS value – duration set by rms_avg_2 – This register will be zero if iavgselen = 0	

### vrmsavgonemin

### irmsavgonemin

Voltage RMS value averaged according to rms\_avg\_2. This register will be zero if iavgselen = 1.

Current RMS value averaged according to rms\_avg\_2. This register will be zero if iavgselen = 0.

### Register 0x28

Bits	Name	Description
16:0	16:0 pactavgs Active Power value averaged over up to one second — duration set by rms_avg	

### pactavgs

Active power value averaged according to rms avg 1.

### Register 0x29

Bits Name Description		Description
16:0	pactavgm	Active Power value averaged over up to one minute — duration set by rms_avg_2

### pactavgm

Active power value averaged according to rms\_avg\_2.



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x2A

Bits	Name	Description
16:0	vcodes	Instantaneous voltage measurement

### vcodes

This field contains the instantaneous voltage measurement before any rms calculations are done. It is a 17-bit signed fixed point number with 16 fractional bits. It ranges from -1 to  $\sim 1$  with a step size of  $1/2^{16}$ . This number should be multiplied by the overall full scale of the voltage path in order to get volts. For example, the device is trimmed to a full-scale input of 275 mV, and if a resistor divider network is used to create 275 mV, when it has 250 V across it, then the multiplier should be 250 V. "vcodes" is further described in Table 27.

#### Table 27: vcodes

Range	Value	Units
−1 to ~1	[−1 to ~1] × ΔV <sub>IN(MAX)</sub>	V

### Register 0x2B

Bits	Name	Description
16:0	icodes	Instantaneous current measurement

### icodes

This field contains the instantaneous current measurement before any rms calculations are done. This field is a signed 17-bit fixed point number with 15 fractional bits. It ranges from -2 to  $\sim$ 2 with a step size of  $1/2^{15}$ . This number should be multiplied by the overall full scale of the current path in order to get amps. For example, the device is trimmed to a full-scale input of 30 A, then the multiplier should be 30 A. "icodes" is further described in Table 28.

Table 28: icodes

Range	Value	Units
-2 to ~2	[-2 to ~2] × I <sub>PR(MAX)</sub>	Α



## Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x2C

Bits	Name	Description
31:0	pinstant	Instantaneous power – Multiplication of Vcodes and Icodes

### pinstant

This field contains the instantaneous power measurement before any rms calculations are done. This field is a signed 32-bit fixed point number with 30 fractional bits. It ranges from -2 to  $\sim$ 2 with a step size of  $1/2^{30}$ . This number should be multiplied by the overall full-scale power in order to get to watts. For example, if full scale voltage is 250 V and  $I_{PR}$  is 30 A, then the multiplier will be 7500 W. "pinstant" is further described in Table 29.

#### Table 29: pinstant

Range	Value	Units
−2 to ~2	[-2 to ~2] × MaxPow	W

### Register 0x2D

Bits	Name	Description
0	vzerocrossout	Voltage zero-crossing output
1	faultout	Current fault output
2	faultlatched	Current fault output latched
3	overvoltage	Overvoltage flag
4	undervoltage	Undervoltage flag
5	posangle	Sign of the power angle
6	pospf	Sign of the power factor

### vzerocrossout

Flag for the voltage zero-crossing events. Will be present and active regardless of DIO\_0\_Sel and DIO\_1\_Sel. This flag will still follow the halfcycle\_en and squarewave\_en settings.

### faultout

Flag for the overcurrent events. Will be present and active regardless of DIO\_0\_Sel and DIO\_1\_Sel. Will only be set when fault is present.

### faultlatched

Flag for the overcurrent events. This bit will latch and will remain 1 as soon as an overcurrent event is detected. This can be reset by writing a 1 to this field. Will be present and active regardless of DIO settings.

### overvoltage

Flag for the overvoltage events. Will be present and active regardless of DIO\_0\_Sel and DIO\_1\_Sel. Will only be set when fault is present.

### undervoltage

Flag for the undervoltage events. Will be present and active regardless of DIO\_0\_Sel and DIO\_1\_Sel. Will only be set when fault is present.

### posangle

Sign bit to represent if the power is being generated (1) or consumed (0).

### pospf

Bit to represent leading or lagging. A 0 represents the voltage leading and a 1 represents the voltage lagging.



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### Register 0x2F

Bits	Name	Description
31:0	access_code	Access code register: Customer code: 0x4F70656E

### Register 0x30

Bits	Name	Description
0		Customer write access enabled.  0 = Non Customer mode.  1 = Customer mode.



### APPLICATION CONNECTIONS

The two figures below show possible circuit configurations that can be used with the voltage channel of this device.

In Figure 14, an isolated device ground is required for proper operation.

In Figure 15, an isolated device ground is not required but the

addition of R1 and R2 is required and they will create some offset on the measured signal. This offset will be  $\sim$ 1.4% of full scale on a 115 V system.

In both cases,  $R_{SENSE}$  should be sized such that the voltage across  $R_{SENSE}$  does not exceed the full-scale value of delta  $V_{IN(max)}$ .




Figure 14: Isolated Device Ground Required




Figure 15: Isolated Device Ground Not Required



### RECOMMENDED PCB LAYOUT




Figure 16: Recommended PCB Layout



## For Reference Only – Not for Tooling Use (Reference MS-013AA) NOT TO SCALE Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown 0.33 7.50 ±0.10 10.30 ±0.33 A 1.27 1.40 REF Branded Face 0.25 BSC-SEATING PLANE GAUGE PLANE ○ 0.10 C 0.30 XXXXXXX Lot Number Standard Brand ng Reference V ew Lines 1, 2 = 12 characters Line 1: Part Number Line 2: First 8 characters of Assembly Lot Number A Terminal #1 mark area B Branding scale and appearance at supplier discretion Reference land pattern layout (reference IPC7351 SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances A PCB Layout Reference V ew Hall elements (D1, D2), not to scale Active Area Depth 0.293 mm

PACKAGE OUTLINE DRAWING

Figure 17: Package MA, 16-Pin SOICW



# Single Phase, Isolated, Power Monitoring IC with Voltage Zero Crossing and Overcurrent Detection

### **Revision History**

Number	Date	Description
~	June 20, 2018	Initial release
1	September 19, 2018	Updated Features and Benefits, Description (page 1), Isolation Characteristics, Thermal Characteristics (page 3), Power Calculations section (pages 13-14), Digital Communication (page 15), Register Details (pages 20-33), Applications Connections (page 34), and Package Outline Drawing (page 36).
2	December 14, 2018	Updated certification

Copyright ©2018, Allegro MicroSystems, LLC

Allegro MicroSystems, LLC reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, LLC assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

