

ON Semiconductor[®]

FDMF6707B - Extra-Small, High-Performance, High-Frequency DrMOS Module

Benefits

- Ultra-Compact 6x6mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized System Efficiency
- Clean Switching Waveforms with Minimal Ringing
- High-Current Handling

Features

- Over 93% Peak-Efficiency
- High-Current Handling of 50 A
- High-Performance PQFN Copper-Clip Package
- 3-State 3.3 V PWM Input Driver
- Skip-Mode SMOD# (Low-Side Gate Turn Off) Input
- Thermal Warning Flag for Over-Temperature Condition
- Driver Output Disable Function (DISB# Pin)
- Internal Pull-Up and Pull-Down for SMOD# and DISB# Inputs, Respectively
- ON Semiconductor Pow erTrench® Technology MOSFETs for Clean Voltage Waveforms and Reduced Ringing
- ON Semiconductor SyncFET™ (Integrated Schottky Diode) Technology in the Low -Side MOSFET
- Integrated Bootstrap Schottky Diode
- Adaptive Gate Drive Timing for Shoot-through Protection
- Under-Voltage Lockout (UVLO)
- Optimized for Switching Frequencies up to 1 MHz
- Low Profile SMD Package
- ON Semiconductor Green Packaging and RoHS Compliant
- Based on the Intel® 4.0 DrMOS Standard

Description

The XS[™] DrMOS family is ON Semiconductor's nextgeneration, fully optimized, ultra-compact, integrated MOSFET plus driver power stage solution for highcurrent, high-frequency, synchronous buck DC-DC applications. The FDMF6707B integrates a driver IC, two power MOSFETs, and a bootstrap Schottky diode into a thermally enhanced, ultra-compact 6x6 mm PQFN package.

With an integrated approach, the complete switching power stage is optimized for driver and MOSFET dynamic performance, system inductance, and power MOSFET $R_{DS(ON)}$. XSTM DrMOS uses ON Semiconductor's high-performance PowerTrench® MOSFET technology, which dramatically reduces switch ringing, eliminating the snubber circuit in most buck converter applications.


A new driver IC with reduced dead times and propagation delays further enhances performance. A thermal warning function warns of potential overtemperature situations. FDMF6707B also incorporates features such as Skip Mode (SMOD) for improved lightload efficiency, along with a 3-state 3.3 V PWM input for compatibility with a wide range of PWM controllers.

Applications

- High-Performance Gaming Motherboards
- Compact Blade Servers, V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- Workstations
- High-Current DC-DC Point-of-Load (POL) Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

Ordering Information

Part Num	ber	Current Rating	Package	Top Mark
FDMF670	Β	50 A	40-Lead, Clipbond PQFN DrMOS, 6.0 mm x 6.0 mm Package	FDMF6707B



www.onsemi.com 2




Figure 3. **Bottom View**



Pin Definitions

Pin #	Name	Description
1	SMOD#	When SMOD#=HIGH, the low-side driver is the inverse of PWM input. When SMOD#=LOW, the low-side driver is disabled. This pin has a 10 μ A internal pull-up current source. Do not add a noise filter capacitor.
2	VCIN	IC bias supply. Minimum 1 μ F ceramic capacitor is recommended from this pin to CGND.
3	VDRV	Pow er for gate driver. Minimum 1 μF ceramic capacitor is recommended connected as close as possible from this pin to CGND.
4	BOOT	Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a bootstrap capacitor from this pin to PHASE.
5, 37, 41	CGND	IC ground. Ground return for driver IC.
6	GH	For manufacturing test only. This pin must float. It must not be connected to any pin.
7	PHASE	Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.
8	NC	No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.
9 - 14, 42	VIN	Pow er input. Output stage supply voltage.
15, 29 - 35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.
16 – 28	PGND	Pow er ground. Output stage ground. Source pin of the low -side MOSFET.
36	GL	For manufacturing test only. This pin must float. It must not be connected to any pin.
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.
39	DISB#	Output disable. When LOW, this pin disables the pow er MOSFET switching (GH and GL are held LOW). This pin has a 10 μ A internal pull-dow n current source. Do not add a noise filter capacitor.
40	PWM	PWM signal input. This pin accepts a 3-state 3.3 V PWM signal from the controller.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	ameter	Min.	Max.	Unit
	VCIN, VDRV, DISB#, PWM, SMOD#,	GL, THWN# to CGND Pins	-0.3	6.0	
	VIN to PGND, CGND Pins		-0.3	25.0	
	BOOT, GH to VSWH, PHASE Pins		-0.3	6.0	
	BOOT, PHASE, GH to CGND Pins		-0.3	25.0	V
	VSWH to CGND/PGND (DC Only)		-0.3	25.0	
	VSWH to PGND (< 20 ns)		-8.0	25.0	
	BOOT to VDRV			22.0	
HHWN#	THWN# Sink Current		-0.1	7.0	mA
lo(AV) ⁽ Error!		f _{SW} =300 kHz		50	
Reference source not found.)	V _{IN} =12V, V _O =1.0V	f _{SW} =1 MHz		45	A
Өјрсв	Junction-to-PCB Thermal Resistance	·		3.5	°C/W
TA	Ambient Temperature Range		-40	+125	°C
TJ	Maximum Junction Temperature			+150	°C
T _{STG}	Storage Temperature Range		-55	+150	°C
ESD	Electrostatic Discharge Protection	Human Body Model, JESD22-A114	2000		V
130	Lectrostatic Discharge Hotection	Charged Device Model, JESD22-C101	1000		v

Note:

1. $I_{O(AV)}$ is rated using ON Semiconductor's DrMOS evaluation board, at $T_A = 25^{\circ}$ C, with natural convection cooling. This rating is limited by the peak DrMOS temperature, $T_J = 150^{\circ}$ C, and varies depending on operating conditions and PCB layout. This rating can be changed with different application settings.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Тур.	Max.	Unit
V _{CIN}	Control Circuit Supply Voltage	4.5	5.0	5.5	V
V _{DRV}	Gate Drive Circuit Supply Voltage	4.5	5.0	5.5	V
V _{IN}	Output Stage Supply Voltage ⁽²⁾	3.0	12.0	15.0	V

Note:

 Operating at high V_{IN} can create excessive AC overshoots on the VSWH-to-GND and BOOT-to-GND nodes during MOSFET switching transients. For reliable DrMOS operation, VSWH-to-GND and BOOT-to-GND must remain at or below the Absolute Maximum Ratings show n in the table above. *Refer to the "Application Information" and "PCB Layout Guidelines" sections of this datasheet for additional information.*

FDMF6707B - Extra-Small High-Performance, High-Frequency DrMOS Module


Electrical Characteristics


Typical values are $V_{IN} = 12 V$, $V_{CIN} = 5 V$, $V_{DRV} = 5 V$, and $T_A = +25^{\circ}C$ unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Uni
Basic Oper	ation		1			L
lq	Quiescent Current	Iq=IvcIN+IvDRV, PWM=LOW or HIGH or Float			2	mA
UVLO	UVLO Threshold	V _{CIN} Rising	2.9	3.1	3.3	V
UVLO_Hyst	UVLO Hysteresis			0.4		V
PWM Input	(VCIN = VDRV = 5 V +/- 10%)		1			
RUP_PWM	Pull-Up Impedance			26		kΩ
Rdn_pwm	Pull-Down Impedance			12		kΩ
VIH_PWM	PWM High Level Voltage		1.88	2.25	2.61	V
V _{TRI_HI}	3-State Upper Threshold		1.84	2.20	2.56	V
V _{TRI_LO}	3-State Low er Threshold		0.70	0.95	1.19	V
VIL_PWM	PWM Low Level Voltage		0.62	0.85	1.13	V
td_hold-off	3-State Shutoff Time			160	200	ns
$V_{\text{HiZ}PWM}$	3-State Open Voltage		1.40	1.60	1.90	V
PWM Input	(VCIN = VDRV = 5 V ±5%)					
RUP_PWM	Pull-Up Impedance			26		kΩ
Rdn_pwm	Pull-Down Impedance			12		kΩ
VIH_PWM	PWM High Level Voltage		2.00	2.25	2.50	V
V _{TRI_HI}	3-State Upper Threshold		1.94	2.20	2.46	V
V _{TRI_LO}	3-State Low er Threshold		0.75	0.95	1.15	V
$V_{\text{IL}_{PWM}}$	PWM Low Level Voltage		0.66	0.85	1.09	V
td_hold-off	3-State Shutoff Time			160	200	ns
$V_{\text{HiZ}PWM}$	3-State Open Voltage		1.45	1.60	1.80	V
DISB# Inpu	t	·				
V_{IH} DISB	High-Level Input Voltage		2			V
VIL_DISB	Low-Level Input Voltage				0.8	V
PLD	Pull-Dow n Current			10		μA
tpd_disbl	Propagation Delay	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		25		ns
tpd_disbh	Propagation Delay	PWM=GND, Delay Between DISB# from LOW to HIGH to GL from LOW to HIGH		25		ns
SMOD# Inp	ut	-				
VIH_SMOD	High-Level Input Voltage		2			V
VIL_SMOD	Low - Level Input Voltage				0.8	V
PLU	Pull-Up Current			10		μA
tpd_slgll	Propagation Delay	PWM=GND, Delay Between SMOD# from HIGH to LOW to GL from HIGH to LOW		10		ns
tpd_shglh	Propagation Delay	PWM=GND, Delay Between SMOD# from LOW to HIGH to GL from LOW to HIGH		10		Ns

Continued on the following page...

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Thermal W	arning Flag		•			
T _{ACT}	Activation Temperature			150		°C
T _{RST}	Reset Temperature			135		°C
RTHWN	Pull-Down Resistance	I _{PLD} =5 mA		30		Ω
250ns Time	eout Circuit					
	Timeout Delay	SW=0 V, Delay Between GH from HIGH to LOW and GL from LOW to HIGH		250		ns
High-Side I	Driver					
RSOURCE_GH	Output Impedance, Sourcing	Source Current=100 mA		1		Ω
Rsink_gh	Output Impedance, Sinking	Sink Current=100 mA		0.8		Ω
tr_gн	Rise Time	GH=10% to 90%, C _{LOAD} =1.1 nF		6		ns
tF_GH	Fall Time	GH=90% to 10%, C _{LOAD} =1.1 nF		5		ns
td_deadon	LS to HS Deadband Time	GL going LOW to GH going HIGH, 1 V GL to 10 % GH		10		ns
tpd_plghl	PWM LOW Propagation Delay	PWM going LOW to GH going LOW, $V_{IL_{PWM}}$ to 90% GH		16	30	ns
tpd_phghh	PWM HIGH Propagation Delay (SMOD# Held LOW)	PWM going HIGH to GH going HIGH, V _{IH_PWM} to 10% GH (SMOD# =LOW)		30		ns
tpd_tsghh	Exiting 3-State Propagation Delay	PWM (from 3-State) going HIGH to GH going HIGH, VIH_PWM to 10% GH		30		ns
Low-Side D	Driver					
RSOURCE_GL	Output Impedance, Sourcing	Source Current=100 mA		1		Ω
Rsink_gl	Output Impedance, Sinking	Sink Current=100 mA		0.5		Ω
t _{R_GL}	Rise Time	GL=10% to 90%, C _{LOAD} =5.9 nF		20		ns
tF_GL	Fall Time	GL=90% to 10%, C _{LOAD} =5.9 nF		13		ns
td_deadoff	HS to LS Deadband Time	SW going LOW to GL going HIGH, 2.2 V SW to 10% GL		12		ns
tpd_phgll	PWM-HIGH Propagation Delay	PWM going HIGH to GL going LOW, V _{IH_PWM} to 90% GL		9	25	ns
tpd_tsglh	Exiting 3-State Propagation Delay	PWM (from 3-State) going LOW to GL going HIGH, VIL_PWM to 10% GL		20		ns
Boot Diode)					
VF	Forw ard-Voltage Drop	l⊨=10 mA		0.35		V
VR	Breakdow n Voltage	I _R =1 mA	22			V








Normalized Module Power Loss









www.onsemi.com

Typical Performance Characteristics (Continued)

Test Conditions: VIN=12 V, VOUT=1.0 V, VON=5 V, VDRV=5 V, LOUT=320 nH, TA=25°C, and natural convection cooling, unless otherwise specified.





FDMF6707B - Extra-Small High-Performance, High-Frequency DrMOS Module

Functional Description

The FDMF6707B is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1 MHz.

VCIN and Disable (DISB#)

The VCIN pin is monitored by an under-voltage lockout (UVLO) circuit. When V_{CIN} rises above ~3.1 V, the driver is enabled for operation. When V_{CIN} falls below ~2.7 V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# < V_{IL_DISB}), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# > V_{IL_DISB}).

	Table 1.	UVLO and Disabl	e Logic
--	----------	-----------------	---------

UVLO	DISB#	Driver State
0	Х	Disabled (GH, GL=0)
1	0	Disabled (GH, GL=0)
1	1	Enabled (See Table 2)
1	Open	Disabled (GH, GL=0)

Note:

3. DISB# internal pull-dow n current source is 10 μA.

Thermal Warning Flag (THWN#)

The FDMF6707B provides a thermal warning flag (THWN#) to advise of over-temperature conditions. The thermal warning flag uses an open-drain output that pulls to CGND when the activation temperature ($150^{\circ}C$) is reached. The THWN# output returns to high-impedance state once the temperature falls to the reset temperature ($135^{\circ}C$). For use, the THWN# output requires a pull-up resistor, which can be connected to VCIN. THWN# does NOT disable the DrMOS module.




Figure 24. THWN Operation

3-State PWM Input

The FDMF6707B incorporates a 3-state 3.3 V PWM input gate drive design. The 3-state gate drive has both logic HIGH level and LOW level, along with a 3-state shutdow n window. When the PWM input signal enters and remains within the 3-state window for a defined hold-off time ($t_{D_{-HOLD-CFF}}$), both GL and GH are pulled LOW. This feature enables the gate drive to shut dow n both high-and low-side MOSFETs to support features such as phase shedding, a common feature on multiphase voltage regulators.

Exiting 3-State Condition

When exiting a valid 3-state condition, the FDMF6707B design follows the PWM input command. If the PWM input goes from 3-state to LOW, the low-side MOSFET is turned on. If the PWM input goes from 3-state to HIGH, the high-side MOSFET is turned on, as illustrated in Figure 25. The FDMF6707B design allows for short propagation delays when exiting the 3-state window (see Electrical Characteristics).

Low-Side Driver


The low-side driver (GL) is designed to drive a ground-referenced low $R_{DS(CN)}$ N-channel MOSFET. The bias for GL is internally connected between VDRV and CGND. When the driver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is disabled (DISB#=0 V), GL is held LOW.

High-Side Driver

The high-side driver is designed to drive a floating Nchannel MOSFET. The bias voltage for the high-side driver is developed by a bootstrap supply circuit consisting of the internal Schottky diode and external bootstrap capacitor (C_{BOOT}). During startup, V_{SWH} is held at PGND, allowing CBOOT to charge to VDRV through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from C_{BOOT} and delivered to the gate of Q1. As Q1 turns on, V_{SWH} rises to V_{IN}, forcing the BOOT pin to V_{IN} + V_{BOOT} , which provides sufficient V_{GS} enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to $V_{\text{SWH}}.$ C_{BOOT} is then recharged to V_{DRV} when V_{SWH} falls to PGND. GH output is in-phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the 3-state window for longer than the 3-state hold-off time, to HOLD-OFF.

Adaptive Gate Drive Circuit

The driver IC design ensures minimum MOSFET dead time while eliminating potential shoot-through (crossconduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to prevent simultaneous conduction. Figure 25 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes HIGH, Q2 begins to turn off after a propagation delay (tPD_PHGLL). Once the GL pin is discharged below ~1 V, Q1 begins to turn on after adaptive delay tD_DEADON. To prevent overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the VSWH pin. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay (tpD_PLGHL). Once the VSWH pin falls below ~2.2 V, Q2 begins to turn on after adaptive delay tp_DEADOFF. Additionally, V_{GS(Q1)} is monitored. When V_{GS(Q1)} is discharged below ~1.2 V, a secondary adaptive delay is initiated that results in Q2 being driven on after tp_TIMEOUT, regardless of VSWH state. This function is implemented to ensure C_{BOOT} is recharged each sw itching cycle in the event that the VSWH voltage does not fall below the 2.2 V adaptive threshold. Secondary delay tp_TIMEOUT is longer than tp_DEADOFF.



Notes:

t_{PD_xxx} = propagation delay from external signal (PWM, SMOD#, etc.) to IC generated signal. Example (t_{PD_PHGL} – PWM going HIGH to LS V_{GS} (GL) going LOW) t_{D_xxx} = delay from IC generated signal to IC generated signal. Example (t_{D_DEADON} – LS V_{GS} (GL) LOW to HS V_{GS} (GH) HIGH)

PWM

 $\begin{array}{l} T_{PD_{_{}PD_{_{}PLGHL}}} = PWM \mbox{ rise to LS } V_{GS} \mbox{ fall, } V_{H_{_{}PWM}} \mbox{ to 90% LS } V_{GS} \mbox{ t}_{PD_{_{}PLGHL}} = PWM \mbox{ fall to HS } V_{GS} \mbox{ fall, } V_{L_{_{}PWM}} \mbox{ to 90% HS } V_{GS} \mbox{ t}_{PD_{_{}PHGHH}} = PWM \mbox{ rise to HS } V_{GS} \mbox{ rise, } V_{H_{_{}PWM}} \mbox{ to 10% HS } V_{GS} \mbox{ (SMOD# held LOW)} \label{eq:prod}$

SMOD#


 t_{PD_SLGLL} = SMOD# fall to LS V_{GS} fall, V_{IL_SMOD} to 90% LS V_{GS} t_{PD_SHGLH} = SMOD# rise to LS V_{GS} rise, V_{IL_SMOD} to 10% LS V_{GS}

Exiting 3-state

 t_{PD_TSGHH} = PWM 3-state to HIGH to HS V_{GS} rise, V_{H_PWM} to 10% HS V_{GS} t_{PD_TSGLH} = PWM 3-state to LOW to LS V_{GS} rise, V_{L_PWM} to 10% LS V_{GS}

Dead Times

 $\label{eq:loss} \begin{array}{l} t_{D_{2}DEADON} = LS \; V_{cs} \; fall \; to \; HS \; V_{cs} \; rise, LS-comptrip value (~1.0V GL) \; to \; 10\% \; HS \; V_{cs} \\ t_{D_{2}DEADOFF} \; = \; VSWH \; fall \; to \; LS \; V_{cs} \; rise, \; SW-comp \; trip value (~2.2V \; VSWH) \; to \; 10\% \; LS \; V_{cs} \end{array}$



Skip Mode (SMOD#)

The SMOD function allows for higher converter efficiency under light-load conditions. During SMOD, the low-side FET gate signal is disabled (held LOW), preventing discharging of the output capacitors as the filter inductor current attempts reverse current flow – also know n as "Diode Emulation" Mode.


When the SMOD# pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode. This mode allows for gating on the low-side FET. When the SMOD# pin is pulled LOW, the low-side FET is gated off. If the SMOD# pin is connected to the PWM controller, the controller can actively enable or disable SMOD when the controller detects light-load condition from output current sensing. This pin is active LOW. See Figure 26 for timing delays.

Table 2. SMOD# Logic

PWM	SM OD#	GH	GL
Х	Х	0	0
3-State	Х	0	0
0	0	0	0
1	0	1	0
0	1	0	1
1	1	1	0
	Х	X X	X X 0

Note:

 The SMOD feature is intended to have low propagation delay between the SMOD signal and the low-side FET VGS response time to control diode emulation on a cycle-by-cycle basis.



Application Information

Supply Capacitor Selection

For the supply inputs (V DRV & V CIN), a local ceramic bypass capacitor is required to reduce noise and to supply peak transient currents during gate drive switching action. It is recommended to use a minimum capacitor value of 1 μ F X7R or X5R. Keep this capacitor close to the V CIN and VDRV pins and connect it to the GND plane with vias.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (C_{BOOT}), as show n in Figure 27. A bootstrap capacitance of 100 nF X7R or X5R capacitor is typically adequate. A series bootstrap resistor may be needed for specific applications to improve switching noise immunity. The boot resistor may be required when operating near the maximum rated V_{IN} and is effective at controlling the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. Typical R_{BOOT} values from 0.5 Ω to 2.0 Ω are effective in reducing V_{SWH} overshoot.

VCIN Filter

The VDRV pin provides power to the gate drive of the high-side and low-side power MOSFETs. In most cases, VDRV can be connected directly to VCIN, which supplies power to the logic circuitry of the gate driver. For additional noise immunity, an RC filter can be inserted between VDRV and VCIN. Recommended values would be 10Ω (R_{VCIN}) placed between VDRV and VCIN and 1µF (C_{VCIN}) from VCIN to CGND (*see Figure 28*).

Power Loss and Efficiency

Measurement and Calculation

Refer to Figure 27 for power loss testing method. Power loss calculations are:

PIN=(VIN X IIN) + (V5V X ISV) (W) PSW=VSW X IOUT (W) POUT=VOUT X IOUT (W) PLOSS_MODULE=PIN - PSW (W) PLOSS_BOARD=PIN - POUT (W) EFFMODULE=100 X PSW/PIN (%) EFFBOARD=100 X POUT/PIN (%)





Figure 27. Power Loss Measurement Block Diagram



PCB Layout Guidelines


Figure 29 provides an example of a proper layout for the FDMF6707B and critical components. All of the highcurrent paths, such as V_{IN} , V_{SWH} , V_{OUT} , and GND copper, should be short and wide for low inductance and resistance. This technique achieves a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

The following guidelines are recommendations for the PCB designer:


- 1. Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the high-current pow er loop inductance and the input current ripple induced by the pow er MOSFET sw itching operation.
- 2. The V_{SWH} copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it also serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the DrMOS and inductor to minimize losses and temperature rise. Note that the VSWH node is a high-voltage and high-frequency switching node with high noise potential. Care should be taken to minimize coupling to adjacent traces. Since this copper trace also acts as a heat sink for the low er FET, balance using the largest area possible to improve Dr MOS cooling while maintaining acceptable noise emission.
- An output inductor should be located close to the FDMF6707B to minimize the power loss due to the VSWH copper trace. Care should also be taken so the inductor dissipation does not heat the DrMOS.
- 4. Pow erTrench® MOSFETs are used in the output stage. The pow er MOSFETs are effective at minimizing ringing due to fast switching. In most cases, no VSWH snubber is required. If a snubber is used, it should be placed close to the VSWH and PGND pins. The resistor and capacitor need to be of proper size for the pow er dissipation.
- 5. VCIN, VDRV, and BOOT capacitors should be placed as close as possible to the VCIN to CGND, VDRV to CGND, and BOOT to PHASE pins to ensure clean and stable power. Routing width and length should be considered as well.
- 6. Include a trace from PHASE to VSWH to improve noise margin. Keep the trace as short as possible.
- 7. The layout should include a placeholder to insert a small-value series boot resistor (R_{BOOT}) between the

boot capacitor (C_{BOOT}) and DrMOS BOOT pin. The BOOT-to-VSWH loop size, including R_{BOOT} and C_{BOOT} , should be as small as possible. The boot resistor may be required when operating near the maximum rated V_{IN}. The boot resistor is effective at controlling the high-side MOSFET turn-on slew rate and VSHW overshoot. R_{BOOT} can improve noise operating margin in synchronous buck designs that may have noise issues due to ground bounce or high positive and negative VSWH ringing. How ever, inserting a boot resistance low ers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R_{BOOT} values from 0.5 Ω to 2.0 Ω are typically effective in reducing VSWH overshoot.

- 8. The VIN and PGND pins handle large current transients with frequency components greater than 100 MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is **discouraged** since this adds inductance to the power path. Added inductance in series with the VIN or PGND pin degrades system noise immunity by increasing positive and negative VSWH ringing.
- CGND pad and PGND pins should be connected to the GND plane copper with multiple vias for stable grounding. Poor grounding can create a noise transient offset voltage level between CGND and PGND. This could lead to faulty operation of the gate driver and MOSFETs.
- 10. Ringing at the BOOT pin is most effectively controlled by close placement of the boot capacitor. Do not add an additional BOOT to the PGND capacitor: this may lead to excess current flow through the BOOT diode.
- 11. The SMOD# and DISB# pins have weak internal pull-up and pull-down current sources, respectively. These pins should not have any noise filter capacitors. Do not to float these pins unless absolutely necessary.
- 12. Use multiple vias on each copper area to interconnect top, inner, and bottom layers to help distribute current flow and heat conduction. Vias should be relatively large and of reasonably low inductance. Critical high-frequency components, such as R_{BOOT}, C_{BOOT}, the RC snubber, and bypass capacitors should be located as close to the respective Dr MOS module pins as possible on the top layer of the PCB. If this is not feasible, they should be connected from the backside through a netw ork of low-inductance vias.







Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided in ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products for any such unintended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products harmless against all daims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax : 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative