



Sample &

Buy





SLUS784E - DECEMBER 2007 - REVISED DECEMBER 2015

# bg2408x 750-mA Single-Chip Li-Ion and Li-Pol Charge Management IC With Thermal Regulation

#### **Features** 1

- Ideal for Low-Dropout Designs for Single-Cell Li-Ion or Li-Pol Packs in Space Limited Applications
- Integrated Power FET and Current Sensor for up to 750-mA Charge Applications
- **Reverse Leakage Protection Prevents Battery** Drainage
- ±0.5% Voltage Regulation Accuracy
- Thermal Regulation Maximizes Charge Rate
- Charge Termination by Minimum Current and Time
- Precharge Conditioning With Safety Timer
- Status Outputs for LED or System Interface Indicate Charge, Fault, and Power Good Outputs
- Short-Circuit and Thermal Protection
- Automatic Sleep Mode for Low Power Consumption
- Small 3×3 mm MLP Package
- Selectable Battery Insertion and Battery Absent Detection
- Input Overvoltage Protection
  - 6.5 V and 10.5 V Options

#### 2 Applications

- PDA, MP3 Players, Digital Cameras
- Internet Appliances and Handheld Devices

# **3** Description


Tools &

The bg2408x series are highly integrated Li-lon and Li-Pol linear chargers, targeted at space-limited portable applications. The bq2408x series offers a variety of protection features and functional options, while still implementing a complete charging system in a small package. The battery is charged in three phases: conditioning, constant or thermally regulated current, and constant voltage. Charge is terminated based on minimum current. An internal programmable charge timer provides a backup protection feature for charge termination and is dynamically adjusted during the thermal regulation phase. The bg2408x automatically restarts the charge if the battery voltage falls below an internal threshold; sleep mode is set when the external input supply is removed. Multiple versions of this device family enable easy design of the bq2408x in cradle chargers or in the end equipment, while using low cost or highend AC adapters.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
bq2408x	VSON (10)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# Typical Application Circuit

2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Options 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Timing Requirements 8
	7.7	Dissipation Ratings 8
	7.8	Typical Characteristics 9
8	Deta	ailed Description 11
	8.1	Overview 11
	8.2	Functional Block Diagram 13

	8.3	Feature Description	14
	8.4	Device Functional Modes	22
9	Appl	ication and Implementation	25
	9.1	Application Information	25
	9.2	Typical Applications	25
10	Pow	er Supply Recommendations	29
11		put	
		Layout Guidelines	
	11.2	-	
	11.3	Thermal Considerations	
12	Devi	ce and Documentation Support	31
	12.1	••	
	12.2	Related Links	
	12.3	Community Resources	31
	12.4	Trademarks	
	12.5	Electrostatic Discharge Caution	31
	12.6	Glossary	
13		hanical, Packaging, and Orderable	
	intor	mation	31

Copyright © 2007–2015, Texas Instruments Incorporated

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (August 2009) to Revision E

,	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section1

#### TEXAS INSTRUMENTS

www.ti.com

Page




# **5 Device Options**

CHARGE VOLTAGE	INPUT OVERVOLTAGE	TERMINATION ENABLE	SAFETY TIMER ENABLE	POWER GOOD STATUS	IC ENABLE	PACK TEMP	PACK VOLTAGE DETECTION (ABSENT)	DEVICES <sup>(1)(2)</sup>	
4.2 V	6.5 V	TMR pin	TMR pin	PG pin No		No	TS pin	With timer	bq24086DRCR
4.2 V	0.5 V		nin pin	FG pin	INU	rs pin	enabled	bq24086DRCT	
4.0.1/						CE pin	Nie	With timer	bq24085DRCR
4.2 V	6.5 V	TMR pin	TMR pin	PG pin	CE pin	No	enabled	bq24085DRCT	
								With	bq24087DRCR
4.2 V	6.5 V	TE pin	TMR pin	No	CE pin	No	termination enabled	bq24087DRCT	
4.2 V	10.5 V	TMP nin	TMR pin	PG pin	No	TS pin	With timer	bq24088DRCR	
4.2 V	10.5 V	TMR pin	nivirt pin	ra pin	INO	r s pin	enabled	bq24088DRCT	

(1) The bq24085/6/7/8 are only available taped and reeled. Add suffix R to the part number for quantities of 3,000 devices per reel (for example, bq24085DRCR). Add suffix T to the part number for quantities of 250 devices per reel (for example, bq24085/6/7DRCT).

(2) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


# 6 Pin Configuration and Functions



2 TMR	BAT 🦻
3 STAT 1	TS 🔋
4 STAT 2	PG 7
5 VSS	ISET 6

bq24085 DRC Package 10-Pin VSON Top View	

I IN	
2 TMR	BAT 🤋
3 STAT 1	CE 8
4 STAT 2	PG 7
5 VSS	ISET 6



# **Pin Functions**

PIN		I/O	DESCRIPTION			
NAME	bq24086/8	bq24085	bq24087	1/0	DESCRIPTION	
BAT	9	9	9	I	Battery voltage sense input. Connect to the battery positive terminal. Connect a 390- $\Omega$ resistor from BAT to OUT for I <sub>(OUT)</sub> < 200 mA.	
CE	-	8	7	I	Charge enable input. $\overline{CE}$ = LO enables charger. $\overline{CE}$ = HI disables charger.	
IN	1	1	1	I	Charge input voltage and internal supply. Connect a 1- $\mu$ F (minimum) capacitor from IN to VSS. C <sub>IN</sub> ≥ C <sub>OUT</sub>	
ISET	6	6	6	0	Charge current set point, resistor connected from ISET to VSS sets charge current value. Connect a 0.1- $\mu$ F capacitor from BAT to ISET for I <sub>(OUT)</sub> < 200 mA.	
OUT	10	10	10	0	Charge current output. Connect to the battery positive terminal. Connect a 1- $\mu F$ (minimum) capacitor from OUT to VSS.	
PG	7	7		0	Power good status output (open-collector), active low.	
STAT1	3	3	3	0	Charge status output 1 (open-collector, see Table 3).	
STAT2	4	4	4	0	Charge status output 2 (open-collector, see Table 3).	
TE	-	-	8	I	Termination enable input. $\overline{TE} = LO$ enables termination detection and battery absent detection. $\overline{TE} = HI$ disables termination detection and battery absent detection.	
TMR	2	2	2	I	Safety timer program input, timer disabled if floating. Connect a resistor to VSS pin to program safety timer timeout value.	
TS	8	-	-	I	Temperature sense input, connect to battery pack thermistor. Connect an external resistive divider to program temperature thresholds.	
VSS	5	5	5	I	Ground	
Exposed Thermal Pad	Pad	Pad	Pad	_	There is an internal electrical connection between the exposed thermal pad and Vss pin of the IC. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the IC. VSS pin must be connected to ground at all times.	

4

Copyright © 2007–2015, Texas Instruments Incorporated



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	Supply voltage (IN with respect to Vss)	-0.3	20	V <sup>(2)</sup>
	Input voltage on IN, STATx, PG, TS, CE, TMR (all with respect to Vss)	-0.3	V(IN)	V
	Input voltage on OUT, BAT, ISET (all with respect to Vss)	-0.3	7	V
	Output sink current (STATx) + PG		15	mA
	Output current (OUT pin)		2	А
T <sub>A</sub>	Operating free-air temperature	-40	155	°C
$T_J$	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The bq24085/6/7/8 family can withstand up to 18 V maximum continuously, 20 V for maximum of 2000 hours and 26 V for a maximum for 87 hours.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(FOD</sub> ) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>(IN)</sub>	Supply voltage	Battery absent detection not functional	3.5	4.35	V
V <sub>(IN)</sub>	Supply voltage	Battery absent detection functional	4.35	6.5	V
R <sub>(TMR)</sub>	Safety timer program resistor		33	100	KΩ
TJ	Junction temperature		0	125	°C

#### 7.4 Thermal Information

		bq2408x	
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	65.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.3	°C/W
ΨJT	Junction-to-top characterization parameter	1.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	21.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

SLUS784E - DECEMBER 2007 - REVISED DECEMBER 2015

#### 7.5 Electrical Characteristics

over recommended operating range,  $T_J = 0 - 125^{\circ}C$  range, See the *Application and Implementation* section, typical values at  $T_J$  = 25°C (unless otherwise noted),  $R_{TMR}$  = 49.9 K $\Omega$ 

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	MAX UN	ТҮР	MIN	TEST CONDITIONS	PARAMETER	
$\begin{split} &  \mathbf{NPUT POWER DETECTION ^{(2)}} &  \mathbf{Input power detection threshold} & V_{(N)} detected at [V_{(N)} - V_{(OUT)}] > V_{IN(DT)} &  \mathbf{Input power detection hysteresis} &  \mathbf{Input power not detected at I} \\ &  \mathbf{Input power not detected at I} \\ &  \mathbf{Input power not detected at I} \\ &  \mathbf{Input overvoltage PRTECTION} &  \mathbf{Input overvoltage detection threshold} \\ & V_{(N)} &  \mathbf{Input overvoltage physteresis} & V_{(N)} decreasing &  \mathbf{bq}24085/6/7 & 6.2 & 6.5 \\ &  \mathbf{bq}24085/6/7 & 6.2 & 6.5 \\ &  \mathbf{bq}24085/6/7 & 6.2 & 6.5 \\ &  \mathbf{bq}24085/6/7 & 0.2 \\ \hline & \mathbf{OUESCENT CURRENT} &  \mathbf{Input overvoltage hysteresis} & V_{(N)} decreasing &  \mathbf{bq}24085/6/7 & 0.2 \\ \hline & \mathbf{OUESCENT CURRENT} &  \mathbf{Input power detected}, &  \mathbf{CE} = H  &  \mathbf{V} &  \mathbf{DD} & 22 \\ \hline & \mathbf{CC}_{(CHOOFF)} &  \mathbf{IN pin quiescent current, charger of I} &  \mathbf{Input power detected}, &  \mathbf{CE} = LO, V_{BAT} = 4.5 & V & 4 \\ \hline &  \mathbf{BAT}(DONE) &  \mathbf{Battery leakage current after termination into IC &  \mathbf{DD} & power detected, &  \mathbf{CE} = H  & \mathbf{OR} \\ \hline & \mathbf{Off} &  \mathbf{DD} & \mathbf{DD} & \mathbf{DD} & \mathbf{DD} & \mathbf{DD} &  \mathbf{DD} & \mathbf{DD} &  \mathbf{DD} & \mathbf{DD} &  \mathbf{D} &  \mathbf{D} &  \mathbf{D} &  \mathbf{D} &  \mathbf{D} &  \mathbf{D} &  \mathbf$					R DOWN THRESHOLD – UNDERVOLTAGE LO	OWER DOW
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3 V		1.5	$ \begin{array}{l} V_{(IN)} = 0 \text{ V, increase } V_{(OUT)} \text{: } 0 \rightarrow 3 \text{ V OR} \\ \underline{V}_{(OUT)} = 0 \text{ V, increase } V_{(IN)} \text{: } 0 \rightarrow 3 \text{ V,} \\ \overline{CE} = LO \ ^{(1)} \end{array} $	Power down threshold	JVLO
$ \begin{array}{c c c c c c c } & \linput power detection hysteresis & linput power not detected at \\ \hline  V_{(1N)} - V_{(OUT)}  <  V_{(NOT)} - V_{HYS((NDT)} - V_{HYS(NDT)} & \hline & 0 & \\ \hline \\$	k				POWER DETECTION <sup>(2)</sup>	PUT POWE
$\begin{tabular}{                                    $	130 m			$V_{(IN)}$ detected at $[V_{(IN)} - V_{(OUT)}] > V_{IN(DT)}$	Input power detection threshold	N(DT)
$ \begin{split} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \end{array} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \begin{array}{c} & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} & \end{array} \\ \\ & \end{array} \\ \\ & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} \\ \\ & \end{array} \\ \\ & \begin{array}{c} & \end{array} & \end{array} \\ \\ & \end{array} \\ \\ & \end{array} \\ \\ & \end{array} \\ \\ \\ & \begin{array}{c} & \end{array} & \end{array} \\ \\ \\ & \end{array} \\ \\ \\ & \end{array} \\ \\ & \begin{array}{c} & \end{array} \\ \\ \\ & \end{array} \\ \\ \\ \\ \\ \\ & \end{array} \\ \\ \\ & \end{array} \\ \\ \\ & \end{array} \\ \\ \\ \\$	m		30		DT) Input power detection hysteresis	IYS(INDT)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	· ·				OVERVOLTAGE PROTECTION	PUT OVER
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- V			V <sub>(IN)</sub> increasing	Input overvoltage detection threshold	OVP)
QUIESCENT CURRENTIcc(CHGOFF)IN pin quiescent current, charger off (CE = HIInput power detected, CE = HI $V_{(IN)} = 6 V$ 10020Icc(CHGOFF)IN pin quiescent current, charger on termination into ICInput power detected, $\overline{CE} = LO$ , $V_{BAT} = 4.5 V$ 4IbaT(DONE)Battery leakage current after termination into ICInput power detected, charge terminated, CE = LO1IbaT(CHGOFF)Battery leakage current into IC, charger offInput power detected, $\overline{CE} = HI$ 0R1TS PIN COMPARATORInput power not detected, $\overline{CE} = LO$ 1V(TS1)Lower voltage temperature thresholdHot detected at V(TS) > V(TS1); NTC thermistor293030V(TS2)Upper voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor293030V(TS2)Upper voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor60616V(TS2)Upper voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor293032V(TS2)Upper voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor60616V(TS1)Lower voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor293032V(TS2)Upper voltage temperature thresholdCold detected at V(TS) > V(TS1); NTC thermistor60616V(TS2)Upper voltage temperature thresholdV(CE)025Total temperature<	V			V <sub>/IND</sub> decreasing bq24088	(P) Input overvoltage hysteresis	IYS(OVP)
$\begin{array}{c cl} I_{CC(CHGOFF)} & IN pin quiescent current, charger off \\ I_{CE} = HI \\ \hline \hline \\ CE = HI \\ \hline \\ \hline \\ \hline \\ V_{(IN)} = 16.5 V \\ \hline \\ \hline \\ V_{(IN)} = 16.5 V \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ \hline \\ \hline \\ V_{IN} = 100 C \\ \hline \\ V_{IN} = 100 C \\ \hline \\$		0.2		5424065/0/7		
Construct <td>200 µ/</td> <td>100</td> <td></td> <td></td> <td>N</td> <td></td>	200 µ/	100			N	
$\begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	μ,	350		• • • • • • • • • • • • • • • • • • •		C(CHGOFF)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6 m.	4			<sub>DN)</sub> IN pin quiescent current, charger on	C(CHGON)
$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	5 μ/	1				AT(DONE)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5 μ	1				AT(CHGOFF)
$\begin{tabular}{ c c c c } \hline V_{(TS2)} & Upper voltage temperature threshold & Cold detected at V(TS) > V_{(TS2)}; NTC thermistor & 60 & 61 & 60 \\ \hline V_{HYS(TS)} & Hysteresis & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$					COMPARATOR	6 PIN COMF
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	31 %V	30	29	Hot detected at $V(TS) < V_{(TS1)}$ ; NTC thermistor	Lower voltage temperature threshold	TS1)
VHYS(IS)HysteresisV(TS) < [V(TS2) - V_HYS(TS)]ZCEInput (low) voltageV(CE)0VILInput (high) voltageV(CE)2STAT1, STAT2 AND PG OUTPUTS <sup>(3)</sup> V(CE)2VOLOutput (low) saturation voltageI out = 1 mA (sink)20THERMAL SHUTDOWNT(SHUT)Temperature tripJunction temperature, temp rising155T(SHUT)Temperature tripJunction temperature20VOLTAGE REGULATION <sup>(4)</sup> Vo(REG)Output voltage4.20VO(TOL)Voltage regulation accuracyTA = 25°C-0.5%0.5'V(DO)Dropout voltage, V(IN) – V(OUT)I (OUT) = 750 mA60CURRENT REGULATION <sup>(5)</sup>	62 %V	61	60		Upper voltage temperature threshold	TS2)
$\begin{tabular}{ c c c c c } \hline V_{I/CE} & 0 \\ \hline V_{IH} & Input (high) voltage & V_{(/CE)} & 2 \\ \hline STAT1, STAT2 AND $\overrightarrow{PG}$ OUTPUTS$^{(3)} \\ \hline V_{OL} & Output (low) saturation voltage & I_{out} = 1 mA (sink) & 20 \\ \hline THERMAL SHUTDOWN \\ \hline T_{(SHUT)} & Temperature trip & Junction temperature, temp rising & 155 \\ \hline T_{(SHUTHYS)} & Thermal hysteresis & Junction temperature & 20 \\ \hline VOLTAGE REGULATION$^{(4)} \\ \hline V_{O(REG)} & Output voltage & 4.20 \\ \hline V_{O(TOL)} & Voltage regulation accuracy & T_A = 25^{\circ}C & -0.5\% & 0.57 \\ \hline & -1\% & 11 \\ \hline V_{(DO)} & Dropout voltage, V(IN) - V(OUT) & I_{(OUT)} = 750 mA & 60 \\ \hline CURRENT REGULATION$^{(5)} \\ \hline \end{tabular}$	%V(	2		$ \begin{array}{l} \text{Temp OK at } V(TS) > [ \ V_{(TS1)} + V_{HYS(TS)} \ ] \ OR \\ V_{(TS)} < [ \ V_{(TS2)} - V_{HYS(TS)} \ ] \end{array} $	) Hysteresis	HYS(TS)
$\begin{tabular}{ c c c c c } \hline V_{I(CE)} & V_{I(CE)} & 2 \\ \hline STAT1, STAT2 AND $$ PG OUTPUTS^{(3)} \\ \hline V_{OL} & Output (low) saturation voltage & I_{out} = 1 mA (sink) & 20 \\ \hline THERMAL SHUTDOWN \\ \hline T_{(SHUT)} & Temperature trip & Junction temperature, temp rising & 155 \\ \hline T_{(SHUTHYS)} & Thermal hysteresis & Junction temperature & 20 \\ \hline VOLTAGE REGULATION^{(4)} & & & & & & & & & & & & & & & & & & &$					UT	E INPUT
$\begin{tabular}{ c c c c } \hline V_{IH} & Input (high) voltage & V_{(/CE)} & 2 \\ \hline STAT1, STAT2 AND $$ $$ $$ $$ $$ OUTPUTS^{(3)}$ \\ \hline V_{OL} & Output (low) saturation voltage & I_{out} = 1 mA (sink) & 20 \\ \hline THERMAL $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	1 V		0	V <sub>(/CE)</sub>	Input (low) voltage	L
STAT1, STAT2 AND PG OUTPUTS <sup>(3)</sup> $V_{OL}$ Output (low) saturation voltage $I_{out} = 1 \text{ mA} (\text{sink})$ 20THERMAL SHUTDOWN $T_{(SHUT)}$ Temperature tripJunction temperature, temp rising155 $T_{(SHUTHYS)}$ Thermal hysteresisJunction temperature20VOLTAGE REGULATION <sup>(4)</sup> $V_{O(REG)}$ Output voltage4.20 $V_{O(TOL)}$ Voltage regulation accuracy $T_A = 25^{\circ}C$ -0.5%0.5% $V_{(DO)}$ Dropout voltage, V(IN) - V(OUT) $I_{(OUT)} = 750 \text{ mA}$ 60CURRENT REGULATION <sup>(5)</sup>	V		2			
THERMAL SHUTDOWN $T_{(SHUT)}$ Temperature tripJunction temperature, temp rising155 $T_{(SHUTHYS)}$ Thermal hysteresisJunction temperature20VOLTAGE REGULATION <sup>(4)</sup> $V_{0(REG)}$ Output voltage4.20 $V_{0(TOL)}$ Voltage regulation accuracy $T_A = 25^{\circ}C$ $-0.5\%$ $0.5\%$ $V_{(DO)}$ Dropout voltage, V(IN) – V(OUT) $I_{(OUT)} = 750$ mA $60$ CURRENT REGULATION <sup>(5)</sup>			1		STAT2 AND PG OUTPUTS <sup>(3)</sup>	TAT1, STAT
$\begin{tabular}{ c c c c c } \hline Temperature trip & Junction temperature, temp rising & 155 \\ \hline T_{(SHUTHYS)} & Thermal hysteresis & Junction temperature & 20 \\ \hline VOLTAGE REGULATION^{(4)} & & & & & & & & & & & & & & & & & & &$	200 m			I <sub>out</sub> = 1 mA (sink)	Output (low) saturation voltage	DL
$\begin{array}{c c c c c c c c } \hline T_{(SHUTHYS)} & Thermal hysteresis & Junction temperature & 20 \\ \hline VOLTAGE REGULATION^{(4)} & & & & & & \\ \hline V_{O(REG)} & Output voltage & & & & & & & & \\ \hline V_{O(TOL)} & Voltage regulation accuracy & & & & & & & & & & & & & & \\ \hline V_{O(TOL)} & Voltage regulation accuracy & & & & & & & & & & & & & & & & & & &$					AL SHUTDOWN	IERMAL SH
	°(	155		Junction temperature, temp rising	Temperature trip	SHUT)
	°(	20		Junction temperature		
$ \begin{array}{c c} V_{O(TOL)} & Voltage regulation accuracy \\ \hline V_{(DO)} & Dropout voltage, V(IN) - V(OUT) \\ \hline U_{(OUT)} = 750 \text{ mA} \\ \hline \end{array} \\ \begin{array}{c c} T_A = 25^\circ C & -0.5\% & 0.5\% \\ \hline & -1\% & 1\% \\ \hline & 10000000000000000000000000000000000$			1	Γ		
$V_{O(TOL)}$ Voltage regulation accuracy $-1\%$ $V_{(DO)}$ Dropout voltage, V(IN) - V(OUT) $I_{(OUT)} = 750 \text{ mA}$ 60CURRENT REGULATION <sup>(5)</sup>		4.20			Output voltage	D(REG)
V <sub>(DO)</sub> Dropout voltage, V(IN) – V(OUT)         I <sub>(OUT)</sub> = 750 mA         60           CURRENT REGULATION <sup>(5)</sup> I         I	0.5%			$T_A = 25^{\circ}C$	Voltage regulation accuracy	D(TOL)
CURRENT REGULATION <sup>(5)</sup>	600 m		1,5	I <sub>(OUT)</sub> = 750 mA	Dropout voltage, V(IN) – V(OUT)	
			I			
$I_{O(OUT)}$ Output current range $V_{(BAT)} > V_{(LOWV)}, I_{O(OUT)} = I_{(OUT)} = K_{(SET)} \times 50$ 75 $V_{(SET)}/R_{(SET)}$	750 m		50	$V_{(BAT)} > V_{(LOWV)}, I_{O(OUT)} = I_{(OUT)} = K_{(SET)} \times V_{(SET)}$		
	2.55 V	2.5	2.45		Output current set voltage	SET)

(1)

(2) (3)

 $\begin{array}{l} \underline{Specified \ by \ design, \ not \ production \ tested.} \\ \overline{CE} = HI \ or \ LOW, \ V_{(IN)} > 3.5 \ V \\ V_{(IN)} \geq V_{O(REG)} + V_{(DO-MAX)} \\ V_{(IN)} \geq V_{O(REG)} + V_{(DO-MAX)}, \ I_{(TERM)} < I_{(OUT)} < I_{O(OUT)}, \ charger \ enabled, \ no \ fault \ conditions \ detected. \\ V_{(IN)} > V_{(OUT)} > V_{(DO-MAX)}, \ charger \ enabled, \ no \ fault \ conditions \ detected. \end{array}$ (4)

(5)

6 Submit Documentation Feedback



#### **Electrical Characteristics (continued)**

over recommended operating range, T<sub>J</sub> = 0 -125°C range, See the Application and Implementation section, typical values at  $T_J = 25^{\circ}C$  (unless otherwise noted),  $R_{TMR} = 49.9 \text{ K}\Omega$ 

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
K	Output ourrent est faster	100 mA ≤ I <sub>O(OUT)</sub> ≤ 750 mA		175	182	190	
K <sub>(SET)</sub>	Output current set factor	$10 \text{ mA} \le I_{O(OUT)} < 100 \text{ mA}$		180	215	250	
R <sub>ISET</sub>	External resistor range	Resistor connected to ISET pin		0.6		10	kΩ
PRECHARGE	AND OUTPUT SHORT-CIRCUIT CURR	ENT REGULATION <sup>(6)</sup>					
V <sub>(LOWV)</sub>	Precharge to fast-charge transition threshold	$V_{(BAT)}$ increasing		2.8	2.95	3.15	V
V <sub>(SC)</sub>	Precharge to short-circuit transition threshold	V <sub>(BAT)</sub> decreasing		1.2	1.4	1.6	V
V <sub>(SCIND)</sub>	Short-circuit indication	V <sub>(BAT)</sub> decreasing		1.6	1.8	2	
I <sub>O(PRECHG)</sub>	Precharge current range	$\label{eq:V(SC)} \begin{array}{l} V_{(SC)} < V_{I(BAT)} < V_{(LOWV)}, \ t < t_{(PR)} \\ I_{O(PRECHG)} = K_{(SET)} \times V_{(PRECHG)} / I \end{array}$	ECHG) R(ISET)	5		75	mA
V <sub>(PRECHG)</sub>	Precharge set voltage	$V_{(ISET)} = V_{(PRECHG)}, V_{(SC)} < V_{I(BA)}$ t < t <sub>(PRECHG)</sub>	$T_{\rm T}$ < V <sub>(LOWV)</sub> ,	225	250	280	mV
		$\label{eq:VSS} \begin{split} V_{SS} &\leq V_{(BAT)} \leq V_{(SCI)}, \\ I_{O(SHORT)} &= I_{(OUT)}, \ V_{(BAT)} = VSS, \end{split}$	V <sub>POR</sub> < V <sub>IN</sub> < 6.0 V	7	15	24	(
I <sub>O(SHORT)</sub>	Output shorted regulation current	Internal pullup resistor, $T_J = 25^{\circ}C$	6.0 V < V <sub>IN</sub> < V <sub>OVP</sub>		15		mA
TEMPERATU	RE REGULATION (Thermal regulation <sup>TI</sup>	<sup>M</sup> ) <sup>(7)</sup>					
T <sub>J(REG)</sub>	Temperature regulation limit	$V_{(\text{IN})}$ = 5.5 V, V(BAT) = 3.2 V, Fast charge current set to 1 A		101	112	125	°C
I <sub>(MIN_TJ(REG))</sub>	Minimum current in thermal regulation	$V_{(LOWV)} < V(BAT) < VO(REG),$ 0.7 k $\Omega < R_{(ISET)} < 1.18$ k $\Omega$			105	125	mA
CHARGE TER	RMINATION DETECTION <sup>(8)</sup>						
I <sub>(TERM)</sub>	Termination detection current range	$V_{(BAT)} > V_{(RCH)}, I_{(TERM)} = K_{(SET)}$	V(TERM)/R(ISET)	5		75	mA
V <sub>(TERM)</sub>	Charge termination detection set voltage <sup>(9)</sup>	$V_{(BAT)} > V_{(RCH)}$		225	250	275	mV
BATTERY RE	CHARGE THRESHOLD						
V <sub>(RCH)</sub>	Recharge threshold detection	$[V_{O(REG)}-V(BAT)] > V_{(RCH)}$		75	100	135	mV
TIMERS <sup>(10)</sup>							
N/	Charge timer and termination enable threshold	Charge timer AND termination disabled at: $V_{(TMR)} > V_{TMR(OFF)}$	bq24085/86/88	2.5	0	0.5	V
$V_{\text{TMR}(\text{OFF})}$	Charge timer enable threshold			2.5	3	3.5	V
BATTERY DE	TECTION THRESHOLDS						
I <sub>DET(DOWN)</sub>	Battery detection current (sink)	$2 V < V_{(BAT)} < V_{O(REG)}$		1	2	3.2	mA
I <sub>DET(UP)</sub>	Battery detection current (source)	$2 V < V_{(BAT)} < V_{O(REG)}$			I <sub>O(PR</sub> ECHG)		mA
TIMER FAUL	TRECOVERY				,		
I <sub>(FAULT)</sub>	Fault Current (source)	$V_{(OUT)} < V_{(RCH)}$			0.8	1.1	mA
OUTPUT CUP	RRENT SAFETY LIMIT <sup>(11)</sup>						
I(SETSC)	Charge overcurrent safety	V <sub>(ISET)</sub> = VSS			1.5		А

(6) V(IN)–V(OUT) > V(DO-MAX), V(IN) ≥ 4.5 V, charger enabled, no fault conditions detected, RTMR = 50 K or V(TMR)=OPEN; thermal regulation loop not active.

(7) Charger enabled, no fault conditions detected. (8)  $V_{O(REG)} = 4.2 \text{ V}$ , charger enabled, no fault conditions detected, thermal regulation loop not active,  $R_{TMR} = 50 \text{ K}$  or TMR pin open. (9) The voltage on the ISET pin is compared to the  $V_{(TERM)}$  voltage to determine when the termination should occur. (10)  $\overline{CE} = LO$ , charger enabled, no fault conditions detected, V(TMR) < 3 V, timers enabled.

(11)  $V_{(IN)} \ge 4.5$  V, charger enabled, ISET shorted to GND.

SLUS784E - DECEMBER 2007 - REVISED DECEMBER 2015

### 7.6 Timing Requirements

over recommended operating range,  $T_J = 0 - 125^{\circ}C$  range, See the *Application and Implementation* section, typical values at  $T_J = 25^{\circ}C$  (unless otherwise noted),  $R_{TMR} = 49.9 \text{ K}\Omega$ 

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER DOV	WN THRESHOLD – UNDERVOLTAGE LO	СКОИТ	Į			
t <sub>DGL(PG)</sub>	Deglitch time on power good	$V_{(IN)} = 0 \text{ V} \rightarrow 5 \text{ V} \text{ in 1 } \mu \text{s to}$ PG:HI $\rightarrow$ LO		2		ms
INPUT POWE	ER DETECTION <sup>(1)</sup>					
t <sub>DGL(NOIN)</sub>	Delay time, input power not detected status <sup>(2)</sup>	$\overline{PG}$ : LO $\rightarrow$ HI after t <sub>DGL(NOIN)</sub>			10	μs
t <sub>DLY(CHGOFF)</sub>	Charger off delay	Charger turned off after $t_{DLY(CHGOFF)}$ , Measured from PG: LO $\rightarrow$ HI; Timer reset after $t_{DLY(CHGOFF)}$		25		ms
INPUT OVER	VOLTAGE PROTECTION	•			,	
t <sub>DGL(OVDET)</sub>	Input overvoltage detection delay	$\label{eq:cell} \frac{\overline{CE}}{PG} = HI \text{ or } LO, \text{ Measured from } V_{(IN)} > V_{(OVP)} \text{ to} \\ \overline{PG} : LO \rightarrow HI; \text{ VIN increasing}$			100	μs
t <sub>DGL(OVNDET)</sub>	Input overvoltage not detected delay <sup>(2)</sup>	$\label{eq:cell} \begin{array}{l} \overline{CE} = HI \text{ or } LO, \text{ Measured from } V_{(IN)} < V_{(OVP)} \\ \text{to } \overline{PG} \text{: } HI \rightarrow LO; \text{ V(IN) decreasing} \end{array}$			100	μs
VOLTAGE A	ND CURRENT REGULATION TIMING <sup>(3)</sup>	·				
t <sub>PWRUP(CHG)</sub>	Input power detection to full charge current time delay	$\label{eq:measured_from} \frac{\text{Measured from }\overline{\text{PG}}\text{:HI} \rightarrow \text{LO to I}_{(\text{OUT})} > 100 \text{ mA},}{\text{CE}} = \text{LO, I}_{O(\text{OUT})} = 750 \text{ mA, V(BAT)} = 3.5 \text{ V}$		25		ms
t <sub>PWRUP(EN)</sub>	Charge enable to full charge current delay	Measured from $\overline{CE}$ :HI $\rightarrow$ LO to I <sub>(OUT)</sub> >100 mA, I <sub>O(OUT)</sub> = 750 mA, V <sub>(BAT)</sub> = 3.5 V, V <sub>(IN)</sub> = 4.5 V, Input power detected		25		ms
t <sub>PWRUP(LDO)</sub>	Input power detection to voltage regulation delay, LDO mode set, no battery or load connected	Measured from $\overline{PG}$ :HI $\rightarrow$ LO to V <sub>(OUT)</sub> > 90% of charge voltage regulation; V <sub>(TMR)</sub> = OPEN, LDO mode set, no battery and no load at OUT pin, $\overline{CE}$ = LO	05		ms	
CHARGE TE	RMINATION DETECTION <sup>(4)</sup>	-	1			
t <sub>DGL(TERM)</sub>	Deglitch time, termination detected	V <sub>(ISET)</sub> decreasing		50		ms
BATTERY R	ECHARGE THRESHOLD					
t <sub>DGL(RCH)</sub>	Deglitch time, recharge detection	V <sub>(BAT)</sub> decreasing		350		ms
t <sub>(CHG)</sub>	Charge safety timer range	$t_{(CHG)} = K_{(CHG)} \times R_{TMR}$ ; thermal loop not active	3		10	hours
K <sub>(CHG)</sub>	Charge safety timer constant	$V_{(BAT)} > V_{(LOWV)}$	0.08	0.1	0.12	hr/kΩ
t <sub>(PCHG)</sub>	Pre-charge safety timer range	$t_{(PCHG)} = K_{(PCHG)} \times t_{(CHG)}$ ; Thermal regulation loop not active	1080	-	3600	S
K <sub>(PCHG)</sub>	Pre-charge safety timer constant	$V_{(BAT)} < V_{(LOWV)}$	0.08	0.1	0.12	
	ETECTION THRESHOLDS					
t <sub>(DETECT)</sub>	Battery detection time	$\begin{array}{ c c c c c } 2 \ V < V_{(BAT)} < V_{O(REG)}, \ Thermal \ regulation \ loop \\ not \ active; \ R_{TMR} = 50 \ k\Omega, \ I_{DET(down)} \ or \ I_{DET \ (UP)} \end{array}$		125		ms

(1)

(2)

 $\overline{CE} = HI \text{ or LOW, } V_{(IN)} > 3.5 \text{ V}$ Specified by design, not production tested.  $V_{(IN)} > V_{(OUT)} + V_{(DO-MAX)}, \text{ charger enabled, no fault conditions detected, } R_{TMR} = 50 \text{ K or } V(TMR) = OPEN; \text{ thermal regulation loop not extinct}$ (3) active.

 $\frac{V_{O(REG)}}{CE}$  = 4.2 V, charger enabled, no fault conditions detected, thermal regulation loop not active, R<sub>TMR</sub> = 50 K or TMR pin open. CE = LO, charger enabled, no fault conditions detected, V(TMR) < 3 V, timers enabled. (4)

(5)

#### Dissipation Ratings<sup>(1)</sup> 7.7

PACKAGE	θ <sub>JC</sub> (°C/W)	θ <sub>JA</sub> (°C/W)
10-pin DRC	3.21	46.87


(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2×3 via matrix.

8



# 7.8 Typical Characteristics

Measured using the typical application circuit shown previously.



SLUS784E – DECEMBER 2007 – REVISED DECEMBER 2015


www.ti.com

**NSTRUMENTS** 

EXAS

# **Typical Characteristics (continued)**

Measured using the typical application circuit shown previously.



Copyright © 2007–2015, Texas Instruments Incorporated



# 8 Detailed Description

### 8.1 Overview

The charge current is programmable using external components ( $R_{ISET}$  resistor). The charge process starts when an external input power is connected to the system, the charger is enabled by CE = LO and the battery voltage is below the recharge threshold,  $V(BAT) < V_{(RCH)}$ . When the charge cycle starts a safety timer is activated, if the safety timer function is enabled. The safety timer timeout value is set by an external resistor connected to TMR pin.

When the charger is enabled two control loops modulate the battery switch drain to source impedance to limit the BAT pin current to the programmed charge current value (charge current loop) or to regulate the BAT pin voltage to the programmed charge voltage value (charge voltage loop). If  $V_{(BAT)} < V_{(LOWV)}$  (3 V typical) the BAT pin current is internally set to 10% of the programmed charge current value.

A typical charge profile for an operation condition that does not cause the IC junction temperature to exceed  $T_{J(REG)}$ , (112°C typical), is shown in Figure 8.




Figure 8. Charging Profile With T<sub>J(REG)</sub>

If the operating conditions cause the IC junction temperature to exceed  $T_{J(REG)}$ , the charge cycle is modified, with the activation of the integrated thermal control loop. The thermal control loop is activated when a internal junction temperature monitoring voltage is lower than a fixed, temperature stable internal voltage. The junction temperature monitoring voltage is inversely proportional to the IC junction temperature. The thermal loop overrides the other charger control loops and reduces the charge current until the IC junction temperature returns to  $T_{J(REG)}$ , effectively regulating the IC junction temperature.



#### **Overview (continued)**




Figure 9. Thermal Regulation Circuit

A modified charge cycle, with the thermal loop active, is shown in Figure 10.





Figure 10. Charge Profile, Thermal Loop Active



#### **bq24085**, **bq24086**, **bq24087**, **bq24088** SLUS784E – DECEMBER 2007 – REVISED DECEMBER 2015

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Control Logic Overview

An external host can enable or disable the charging process by using a dedicated control pin,  $\overline{CE}$ . A low-level signal on this pin enables the charge, and a high-level signal disables the charge. The bq24085/6/7/8 is in standby mode with  $\overline{CE} = HI$ . When the charger function is enabled ( $\overline{CE} = LO$ ) a new charge is initiated.

Table 1 describes the charger control logic operation. In bq24085/6/7/8, the pack temperature status is internally set to OK without the TS pin.

bq24085/6/7/8 OPERATION MODE	CE	INPUT POWER	TIMER FAULT (latched)	OUTPUT SHORT CIRCUIT	TERMINATION (latched)	PACK TEMP	THERMAL SHUTDOWN	POWER DOWN	CHARGER POWER STAGE
POWER DOWN	LO	Low	Х	Х	х	х	х	Yes	OFF
SLEEP	Х	Not Detected	Х	Х	х	Х	х	No	OFF
STANDBY	HI	Detected	Х	Х	Х	Х	Х	No	OFF
	LO	Detected	Х	Yes	Х	Х	Х	No	
	LO	Detected	No	No	Yes	Х	Х	No	OFF
	LO	Detected	Yes	No	No	Х	Х	No	IFAULT
SEE STATE	LO	Detected	No	No	Yes	Absent	T <sub>J</sub> < T <sub>SHUT</sub>	No	IDETECT
DIAGRAM	LO	Detected	No	No	No	Hot or Cold	T <sub>J</sub> < T <sub>SHUT</sub>	No	OFF
	LO	Detected	No	No	No	Ok	T <sub>J</sub> < T <sub>SHUT</sub>	No	OFF
	LO	Over Voltage	No	No	No	Ok	T <sub>J</sub> < T <sub>SHUT</sub>	No	OFF
CHARGING	LO	Detected	No	No	No	Ok	T <sub>J</sub> < T <sub>SHUT</sub>	No	ON

Table 1. Control Logic Functionality


In both STANDBY and SUSPEND modes the charge process is disabled. In the STANDBY mode all timers are reset; in SUSPEND mode the timers are held at the count stored when the suspend mode was set.

The timer fault, termination and output short circuit variables shown in the control logic table are latched in the detection circuits, outside the control logic. Refer to the *Pre-Charge Timer*, *Dynamic Timer Function*, *Charge Safety Timer*, *Charge Termination Detection and Recharge*, and *Short-Circuit Protection* sections for additional details on how those latched variables are reset.

### 8.3.2 Temperature Qualification (Applies Only to Versions With TS Pin Option)

The bq24085/6/7/8 devices continuously monitor the battery temperature by measuring the voltage between the TS and VSS pins. The IC compares the voltage on the TS pin against the internal  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds to determine if charging is allowed. Once a temperature outside the  $V_{(TS1)}$  and  $V_{(TS2)}$  thresholds is detected, the IC immediately suspends the charge. The IC suspends charge by turning off the power FET and holding the timer value (that is, timers are NOT reset). Charge is resumed when the temperature returns to the normal range.





#### Figure 11. Battery Temperature Qualification With NTC Thermistor

The external resistors  $R_{T1}$  and  $R_{T2}$  (see Figure 18) enable selecting a temperature window. If  $R_{TC}$  and  $R_{TH}$  are the thermistor impedances for the Cold and Hot thresholds the values for  $R_{T1}$  and  $R_{T2}$  can be calculated as follows for a NTC (negative temperature coefficient) thermistor. Solve for  $R_{T2}$  first and substitute into  $R_{T1}$  equation.  $R_{TC}$  and  $R_{TH}$  can be found in the NTC thermistor datasheet specification.

$$R_{T2} = \frac{2.5R_{TC}R_{TH}}{R_{TC} - 3.5R_{TH}}$$
(1)  
$$R_{T1} = \frac{7R_{TH}R_{T2}}{3[R_{TH} + R_{T2}]}$$
(2)

Applying a fixed voltage, 1/2 Vin (50% resistor divider from Vin to ground), to the TS pin to disable the temperature sensing feature.

#### 8.3.3 Input Overvoltage Detection, Power Good Status Output

The input power detection status for pin IN is shown at the open collector output pin  $\overline{PG}$ .

#### **Table 2. Input Power Detection Status**

INPUT POWER DETECTION (IN)	PG STATE
NOT DETECTED	High impedance
DETECTED, NO OVERVOLTAGE	LO
DETECTED, OVERVOLTAGE	High impedance

The bq24085/6/7/8 detects an input overvoltage when  $V_{(IN)} > V_{(OVP)}$ . When an overvoltage protection is detected the charger function is turned off and the bq24085/6/7/8 is set to standby mode of operation. Since the OVP detection is not latched, the IC returns to normal operation when fault condition is removed.

#### 8.3.4 Charge Status Outputs

The open-collector STAT1 and STAT2 outputs indicate various charger operations as shown in Table 3. These status pins can be used to drive LEDs or communicate to the host processor.

#### NOTE

OFF indicates the open-collector transistor is turned off. When termination is disabled (TMR pin floating, or TE = Hi for bq24087) the Done state is not available; the status LEDs indicate fast charge if  $V_{(BAT)} > V_{(LOWV)}$  and precharge if  $V_{(BAT)} < V_{(LOWV)}$ . The available output current is a function of the OUT pin voltage, See Figure 16.

#### Copyright © 2007–2015, Texas Instruments Incorporated

**NSTRUMENTS** 

FXAS

#### Table 3. Charge Status<sup>(1)</sup>

Charge State	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Done (termination enabled only)	OFF	ON
Charge Suspend (temperature)	OFF	
Timer Fault		
Charger off		OFF
Selected Input power overvoltage detected		OFF
Battery absent		
Batteryshort		

(1) Pulse loading on the OUT pin may cause the IC to cycle between Done and charging states (LEDs *Flashing*)

#### 8.3.5 Battery Charging: Constant Current Phase

The bq24085/6/7/8 family offers on-chip current regulation. The current regulation is defined by the value of the resistor connected to ISET pin.

During a charge cycle the fast charge current  $I_{O(OUT)}$  is applied to the battery if the battery voltage is above the  $V_{(LOWV)}$  threshold (2.95 V typical):

$$I(OUT) = I_{O(OUT)} = \frac{V_{(SET)} \times K_{(SET)}}{R_{ISET}}$$

where

 $K_{(SET)}$  is the output current set factor and  $V_{(SET)}$  is the output current set voltage. (3)

During a charge cycle if the battery voltage is below the  $V_{(LOWV)}$  threshold a pre-charge current  $I_{(PRECHG)}$  is applied to the battery. This feature revives deeply discharged cells.

$$I(OUT) = I_{(PRECHG)} = \frac{v_{(PRECHG)} \times \kappa_{(SET)}}{R_{ISET}} \sim \frac{I_{O(OUT)}}{10}$$

12

١/

where

 $K_{(SET)}$  is the output current set factor and  $V_{(PRECHG)}$  is the precharge set voltage. (4)

At low constant current charge currents, less than 200 mA, TI recommends that a 0.1-µF capacitor be placed between the ISET and BAT pins to insure stability.

#### 8.3.6 Charge Current Translator

When the charge function is enabled, internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor  $R_{ISET}$  generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V(ISET) = I(OUT) \times \frac{R_{ISET}}{K_{(SET)}}$$
(5)

#### 8.3.7 Battery Voltage Regulation

The battery pack voltage is sensed through the BAT pin, which is tied directly to the positive side of the battery pack. The bq24085/6/7/8 monitors the battery pack voltage between the BAT and VSS pins. When the battery voltage rises to  $V_{O(REG)}$  threshold, the battery charging enters the voltage regulation phase, and charging current begins to taper down. The voltage regulation threshold  $V_{O(REG)}$  is fixed by an internal IC voltage reference.



(6)

#### www.ti.com

#### 8.3.8 Pre-Charge Timer

The bg24085/6/7/8 family activates an internal safety timer during the battery pre-conditioning phase. The charge safety timer time-out value is set by the external resistor connected to TMR pin, R<sub>TMR</sub>, and the timeout constants  $K_{(PCHG)}$  and  $t_{(CHG)}$ :

 $t_{(PCHG)} = K_{(PCHG)} \times t_{(CHG)}$ 

The pre-charge timer operation is detailed in Table 4.

5 1						
bq24085/6/7/8 MODE	$V(OUT) > V_{(LOWV)}$	PRE-CHARGE TIMER MODE				
STANDBY ( $\overline{CE} = Hi$ )	Х	RESET				
CHARGING	Yes	RESET				
SUSPEND (TS out of range)	Yes	RESET				
SUSPEND (TS out of range)	No	Hold				
CHARGING, TMR PIN NOT OPEN	No	COUNTING, EXTERNAL PROGRAMMED RATE				
CHARGING, TMR PIN OPEN	Х	RESET				

#### Table 4. Pre-Charge Timer Operational Modes

In SUSPEND mode the pre-charge timer is put on hold (that is, pre-charge timer is not reset). Once normal operation resumes when the timer returns to the normal operating mode (COUNTING). If V<sub>(BAT)</sub> does not reach the internal voltage threshold V<sub>(LOWV)</sub> within the pre-charge timer period, a fault condition is detected. The charger is then turned off, and the pre-charge safety timer fault condition is latched.

When the pre-charge timer fault latch is set the charger is turned off. Under these conditions a small current I<sub>FAULT</sub> is applied to the OUT pin, as long as input power (IN) is detected AND V<sub>(OUT)</sub> < V<sub>(LOWV)</sub>, as part of a timer fault recovery protocol. This current allows the output voltage to rise above the pre-charge threshold V(LOWV), resetting the pre-charge timer fault latch when the pack is removed. Table 5 further details the pre-charge timer fault latch operation.

#### Table 5. Pre-Charge Timer Latch Functionality PRE-CHARGE TIMER FAULT ENTERED WHEN PRE-CHARGE TIMER FAULT LATCH RESET AT CE rising edge or OVP detected Pre-charge timer timeout **AND** $V_{(OUT)} < V_{(LOW V)}$ Input power removed (not detected) Timer function disabled

#### 8.3.9 Thermal Protection Loop

An internal control loop monitors the bq24085/6/7/8 junction temperature (T<sub>J</sub>) to ensure safe operation during high power dissipations and increased ambient temperatures. This loop monitors the bg24085/6/7/8 junction temperature and reduces the charge current as necessary to keep the junction temperature from exceeding, T<sub>J(BEG)</sub>, (112°C, typical).

The bq24085/6/7/8's thermal loop control can reduce the charging current down to approximately 105 mA if needed. If the junction temperature continues to rise, the IC will enter thermal shutdown.

#### 8.3.10 Thermal Shutdown And Protection

Internal circuits monitor the junction temperature, T<sub>J</sub>, of the die and suspends charging if T<sub>J</sub> exceeds an internal threshold T<sub>(SHUT)</sub> (155°C typical). Charging resumes when T<sub>J</sub> falls below the internal threshold T<sub>(SHUT)</sub> by approximately 20°C.

#### 8.3.11 Dynamic Timer Function

The charge and pre-charge safety timers are programmed by the user to detect a fault condition if the charge cycle duration exceeds the total time expected under normal conditions. The expected charge time is usually calculated based on the fast charge current rate.


When the thermal loop is activated the charge current is reduced, and bg24085/6/7/8 activates the dynamic timer control. The dynamic timer control is an internal circuit that slows down the safety timer's clock frequency. The dynamic timer control circuit effectively extends the safety time duration for either the precharge or fast charge timer modes. This minimizes the chance of a safety timer fault due to thermal regulation.

Copyright © 2007-2015, Texas Instruments Incorporated



The bq24085/6/7/8 dynamic timer control (DTC) monitors the voltage on pin ISET during pre-charge and fast charge, and if in thermal regulation slows the clock frequency proportionately to the change in charge current. The time duration is based on a 2<sup>24</sup> ripple counter, so slowing the clock frequency is a real time correction. The DTC circuit changes the safety timers clock period based on the  $V_{(SET)}/V_{(ISET)}$  ratio (fast charge) or  $V_{(PRECHG)}/V_{(SET)}$  ratio (pre-charge). Typical safety timer multiplier values relative to the  $V_{(SET)}/V_{(ISET)}$  ratio is shown in Figure 12 and Figure 13.

The device deglitch timers are set by the same oscillators as the safety and precharge timers. In thermal regulation, the timers are scaled appropriately, see Figure 2.





Copyright © 2007–2015, Texas Instruments Incorporated






Figure 14. bq24085/6/7/8 Oscillator Linearity vs I\_{TMR} R\_{TMR} 30 K $\Omega~-$  100 K $\Omega$ 

#### 8.3.12 Charge Termination Detection and Recharge

The charging current is monitored during the voltage regulation phase. Charge termination is indicated at the STATx pins (STAT1 = Hi-Z; STAT2 = Low) once the charge current falls below the termination current threshold  $I_{(TERM)}$ . A deglitch period  $t_{DGL(TERM)}$  is added to avoid false termination indication during transient events.

Charge termination is not detected if the charge current falls below the termination threshold as a result of the thermal loop activation. Termination is also not detected when charger enters the suspend mode, due to detection of invalid pack temperature or internal thermal shutdown.

Table 6 describes the termination latch functionality.

#### Table 6. Termination Latch Functionality

TERMINATION DETECTED LATCHED WHEN	TERMINATION LATCH RESET AT
	CE rising edge or OVP detected
$I_{(OUT)} < I_{(TERM)}$ AND t > t <sub>DGL(TERM)</sub> AND $V_{(OUT)} > V_{(RCH)}$	New charging cycle started; see state diagram
	Termination disabled

#### The termination function is DISABLED:

- 1. In bq24085/6/7/8 the termination is disabled when the TMR pin is left open (floating).
- In bq24087, leaving the TMR pin <u>open</u> (floating) does not disable the termination. The only way to disabled termination in bq24087 is to have TE = high.
- 3. Thermal regulation or thermal shutdown.
- 4. Invalid battery pack temperature (TS fault).

# 8.3.13 Battery Absent Detection – Voltage Mode Algorithm

The bq24085/6/7/8 provides a battery absent detection scheme to reliably detect insertion and removal of battery packs. The detection circuit applies an internal current to the battery terminal, and detects battery presence based on the terminal voltage behavior. Figure 15 has a typical waveform of the output voltage when the battery absent detection is enabled and no battery is connected.

Copyright © 2007–2015, Texas Instruments Incorporated




Figure 15. Battery-Absent Detection Waveforms

The battery absent detection function is disabled if the voltage at the BAT pin is held above the battery recharge threshold,  $V_{(RCH)}$ , after termination detection. When the voltage at the BAT pin falls to the recharge threshold, either by connection of a load to the battery or due to battery removal, the bq24085/6/7/8 begins a battery absent detection test. This test involves enabling a detection current,  $I_{DET(DOWN)}$ , for a period of  $t_{(DETECT)}$  and checking to see if the battery voltage is below the pre-charge threshold,  $V_{(LOWV)}$ . Following this, the precharge current,  $I_{DET(UP)}$  is applied for a period of  $t_{(DETECT)}$  and the battery voltage checked again to be above the recharge threshold.

Passing both of the discharge and charging tests (battery terminal voltage being below the pre-charge and above the recharge thresholds on the battery detection test) indicates a battery absent fault at the STAT1 and STAT2 pins. Failure of either test starts a new charge cycle. For the absent battery condition, the voltage on the BAT pin rises and falls between the  $V_{(LOWV)}$  and  $V_{O(REG)}$  thresholds indefinitely. See the *Operational Flow Chart*, Figure 17, for more details on this algorithm. If it is desired to power a system load without a battery, TI recommends to float the TMR pin which puts the charger in *LDO mode* (disables termination).

The battery absent detection function is disabled when the termination is disabled.

After termination, the bq24085/6/7/8 provides a small battery leakage current,  $I_{BAT(DONE)}$  (1 µA typical), to pull down the BAT pin voltage in the event of battery removal. If the leakage on the OUT pin is higher than this pulldown current, then the voltage at the pin remains above termination and a battery-absent state will not be detected. This problem is fixed with the addition of a pulldown resistor of 2 M $\Omega$  to 4 M $\Omega$  from the OUT pin to VSS. A resistor too small (< 2 M $\Omega$ ) can cause the OUT pin voltage to drop below the V<sub>(LOWV)</sub> threshold before the recharge deglitch (typical 25 ms) expires, causing a fault condition. In this case, the bq24085/6/7/8 provides a fault current (typical 750 µA) to pull the pin above the termination threshold.

#### 8.3.14 Charge Safety Timer

As a protection mechanism, the bq24085/6/7/8 has a user-programmable timer that monitors the total fast charge time. This timer (charge safety timer) is started at the beginning of the fast charge period. The safety charge timeout value is set by the value of an external resistor connected to the TMR pin ( $R_{TMR}$ ); if pin TMR is left open (floating) the charge safety timer is disabled.

Use Equation 7 to calculate the charge safety timer time-out value:

 $\mathbf{t}_{(\mathsf{CHG})} = [\mathbf{K}_{(\mathsf{CHG})} \times \mathbf{R}_{(\mathsf{TMR})}]$ 

The safety timer operation modes are shown in Table 7



#### Table 7. Charge Safety Timer Operational Modes

bq24085/6/7/8	$V(OUT) > V_{(LOWV)}$	CHARGE SAFETY TIMER MODE
STANDBY	Х	RESET
CHARGING	No	RESET
SUSPEND	No	RESET
SUSPEND	Yes	SUSPEND
CHARGING, TMR PIN NOT OPEN	Yes	COUNTING
CHARGING, TMR PIN OPEN	Х	RESET


In SUSPEND mode, the charge safety timer is put on hold (that is, charge safety timer is not reset), normal operation resumes when the TS fault is removed and the timer returns to the normal operating mode (COUNTING). If charge termination is not reached within the timer period, a fault condition is detected. Under those circumstances, the LED status is updated to indicate a fault condition and the charger is turned off.


When the charge safety timer fault latch is set and the charger is turned off, a small current IFAULT is applied to the OUT pin, as long as input power (IN) is detected **AND**  $V_{(OUT)} < V_{(RCHG)}$ , as part of a timer fault recovery protocol. This current allows the output voltage to rise above the recharge threshold  $V_{(RCHG)}$  if the pack is removed, and assures that the charge safety timer fault latch is reset if the pack is removed and re-inserted. Table 8 further details the charge safety timer fault latch operation.

CHARGE SAFETY TIMER FAULT ENTERED	CHARGE SAFETY TIMER FAULT LATCH RESET AT				
	CE rising edge, or OVP detected				
$V_{(OUT)} > V_{(LOW V)}$	Input power removed (not detected)				
	New charging cycle started; see state diagram				

#### 8.3.15 Short-Circuit Protection

The internal comparators monitor the battery voltage and detect when a short circuit is applied to the battery terminal. If the voltage at the BAT pin is less than the internal threshold  $V_{(SCIND)}$  (1.8 V typical), the STAT pins indicate a fault condition (STAT1 = STAT2 = Hi-Z). When the voltage at the BAT pin falls below a second internal threshold  $V_{(SC)}$  (1.4 V typical), the charger power stage is turned off. A recovery current,  $I_{(SHORT)}$  (15 mA typical), is applied to the BAT pin, enabling detection of the short circuit removal. The battery output current versus battery voltage is shown in the graph, Figure 16.





See the *Application and Implementation* section for additional details on start-up operation with  $V_{(BAT)} < V_{(SC)}$ .

#### 8.3.16 Startup With Deeply Depleted Battery Connected

The bq24085/6/7/8 charger furnishes the programmed charge current if a battery is detected. If no battery is connected the bq24085/6/7/8 operates as follows:

- The output current is limited to 15 mA (typical), if the voltage at BAT pin is below the short circuit detection threshold V<sub>(SC)</sub>, 1.8 V typical.
- The output current is regulated to the programmed pre-charge current if  $V_{(SC)} < V_{(BAT)} < V_{(LOWV)}$ .
- The output current is regulated to the programmed fast charge current If  $V_{(BAT)} > V_{(LOWV)}$  AND voltage regulation is not reached.

The output voltage collapses if no battery is present and the end equipment requires a bias current larger than the available charge current.

#### 8.4 Device Functional Modes

#### 8.4.1 Power Down

The bq24085/6/7/8 family is in a power-down mode when the input power voltage (IN) is below the power-down threshold  $V_{(PDWN)}$ . During the power-down mode all IC functions are off, and the host commands at the control pins are not interpreted. The integrated power MOSFET connected between IN and OUT pins is off, the status output pins STAT1 and STAT2 are set to high impedance mode and  $\overline{PG}$  output is set to the high impedance state.

#### 8.4.2 Sleep Mode

The bq24085/6/7/8 enters the sleep mode when the input power voltage (IN) is above the power-down threshold V(PDWN) but still lower than the input power detection threshold,  $V(IN) < V(OUT) + V_{IN(DT)}$ .

During the sleep mode the charger is off, and the host commands at the control pins are not interpreted. The integrated power mosfet connected between IN and OUT pins is off, the status output pins STAT1 and STAT2 are set to the high impedance state and the PG output indicates input power not detected.

The sleep mode is entered from any other state, if the input power (IN) is not detected.

#### 8.4.3 Overvoltage Lockout

The input power is detected when the input voltage V(IN) > V(OUT) + V<sub>IN(DT)</sub>. When the input power is detected the bq24085/6/7/8 transitions from the sleep mode to the power-on-reset mode. In this mode of operation, an internal timer  $T_{(POR)}$  is started and internal blocks are reset (power-on-reset). Until the timer expires, the STAT1 and STAT2 outputs indicate charger OFF, and the PG output indicates the input power status as not detected.

At the end of the power-on-reset delay, the internal comparators are enabled, and the STAT1, STAT2 and PG pins are active.

#### 8.4.4 Stand-By Mode

In the bq24085/6/7/8, the stand-by mode is started at the end of the power-on-reset phase, if the input power is detected and  $\overline{CE} = HI$ . In the stand-by mode, selected blocks in the IC are operational, and the control logic monitors system status and the control pins to define if the charger will be set to ON or OFF mode. The quiescent current required in stand-by mode is 100 µA typical.

If the CE pin is not available, the bq24085/6/7/8 enters the begin charge mode at the end of the power-on-reset phase.

#### 8.4.5 Begin Charge Mode

All blocks in the IC are powered up, and the bq24085/6/7/8 is ready to start charging the battery pack. A new charge cycle is started when the control logic decides that all conditions required to enable a new charge cycle are met. During the begin charge phase all timers are reset, then the IC enters the charging mode.



#### **Device Functional Modes (continued)**

#### 8.4.6 Charging Mode

When the charging mode is active, the bq24085/6/7/8 executes the charging algorithm, as described in the *Operational Flow Chart*, Figure 17.

#### 8.4.7 Suspend Mode

The suspend mode is entered when the pack temperature is not within the valid temperature range. During the suspend mode, the charger is set to OFF, but the timers are not reset.

The normal charging mode resumes when the pack temperature returns to the valid temperature range.

#### 8.4.8 LDO Mode Operation

The *LDO Mode* (TMR pin open circuit) disables the charging termination circuit, disables the battery detect routine and holds the safety timer clock in reset. This is often used for operation without a battery or in production testing. This mode is different than a typical LDO since it has different modes of operation, and delivers less current at lower output voltages. See Figure 16 for the output current versus the output voltage.


#### NOTE


A load on the output prior to powering the device may keep the part in short-circuit mode. Also, during normal operation, exceeding the programmed fast charge level causes the output to drop, further restricting the output power, and soon ends up in short-circuit mode.

Operation with a battery or keeping the average load current below the programmed current level prevents this type of latch up. The OUT pin current can be monitored through the ISET pin. If the device is in LDO mode and battery is absent, TI recommends to use a  $350-\Omega$  feedback resistor between the BAT and OUT pins.

# **Device Functional Modes (continued)**

#### 8.4.9 State Machine Diagram







# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The bq24085/6/7/8 series are highly integrated Li-Ion and Li-Pol linear chargers, targeted at space-limited portable applications. The battery is charged in three phases: conditioning, constant or thermally regulated current, and constant voltage. An internal programmable charge timer provides a backup protection feature for charge termination and is dynamically adjusted during the thermal regulation phase.

#### 9.2 Typical Applications

The typical application diagrams shown here are configured for 400 mA fast charge current, 40 mA pre-charge current, 5 hour safety timer and 30 min pre-charge timer.

#### 9.2.1 bq24086 and bq24088 Typical Application




Figure 18. bq24086 and bq24088 Application Schematic

#### 9.2.1.1 Design Requirements

- Supply voltage = 5 V
- Safety timer duration of 5 hours for fast charge
- Fast charge current of approximately 400 mA
- Battery temp sense is not used

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Selecting Input and Output Capacitor

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 1-µF ceramic capacitor, placed in close proximity to the IN pin and GND pad, works fine. In some applications, depending on the power supply characteristics and cable length, it may be necessary to increase the input filter capacitor to avoid exceeding the IN pin maximum voltage rating during adapter hot plug events.

The bq2408x, at low charge currents, requires a small output capacitor for loop stability. A 0.1-µF ceramic capacitor placed between the BAT and ISET pad is typically sufficient.

Copyright © 2007–2015, Texas Instruments Incorporated

# Typical Applications (continued)

#### 9.2.1.2.2 Using Adapters With Large Output Voltage Ripple

Some low cost adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with low cost adapters under those conditions the bq2408x family keeps the charger on for at least 25 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external low cost adapters using 50-Hz networks.

The backgate control circuit prevents any reverse current flowing from the battery to the adapter terminal during the charger off delay time.

#### NOTE

The PG pin is not deglitched, and it indicates input power loss immediately after the input voltage falls below the output voltage. If the input source frequently drops below the output voltage and recovers, a small capacitor can be used from PG to VSS to prevent PG flashing events.

#### 9.2.1.2.3 Calculations

Program the charge current for 400 mA:

 $R_{(ISET)} = [V_{(SET)} \times K_{(SET)} / I_{(OUT)}]$ 

where

- from the *Electrical Characteristics* table. . . V<sub>(SET)</sub> = 2.5 V
- from the *Electrical Characteristics* table. . . K<sub>(SET)</sub> = 182
- $R_{(ISET)} = [2.5 V \times 187 / 0.4 A] = 1137 \Omega$

Selecting the closest standard value, use a 1.13-k resistor connected between ISET (pin 6) and ground.

Program 5-hour safety timer timeout:

 $R_{(TMR)} = [T_{(CHG)} / K_{(CHG)}]$ 

where

• from the *Electrical Characteristics* table. . .  $K_{(CHG)} = 0.1$  hr / k $\Omega$ 

 $K_{(TMR)} = [5 \text{ hrs} / (0.1 \text{ hr} / \text{k}\Omega)] = 50 \text{ k}\Omega$ 

Selecting the closest standard value, use a 49.9-k resistor connected between TMR (pin 2) and ground.

Disable the temp sense function:

A constant voltage between  $V_{TS1}$  and  $V_{TS2}$  on the TS input disables the temp sense function.

from the *Electrical Characteristics* table. . .  $V_{(TS1)} = 30\% \times V_{IN}$ 

from the *Electrical Characteristics* table. . .  $V_{(TS2)} = 61\% \times V_{IN}$ 

A constant voltage of 50%  $\times$  Vin disables the temp sense function, so a divide-by-2 resistor divider connected between Vin and ground can be used. Two 1-M $\Omega$  resistors keeps the power dissipated in this divider to a minimum.

For a 0 to 45°C range with a Semitec 103AT thermistor, the thermistor values are 4912 at 45°C and 27.28 k at 0°C. RT1 (top resistor) and RT2 (bottom resistor) are calculated in Equation 12:

$$R_{\text{T2}} = \frac{2.5 \text{ R}_{\text{TC}} \text{R}_{\text{TH}}}{\text{R}_{\text{TC}} - 3.5 \text{R}_{\text{TH}}} = \frac{2.5 (27.28 \text{k}) (4.912 \text{k})}{27.28 \text{k} - 3.5 (4.912 \text{k})} = 33.2 \text{k}$$

$$R_{T1} = \frac{7 R_{TH}R_{T2}}{3 (R_{TH} + R_{T2})} = \frac{7 (4.921k) (33.2k)}{3 (4.921k + 33.2k)} = 10k$$

(8)

(9)


(10)

(11)

### **Typical Applications (continued)**

#### PIN COMPONENTS

- IN In most applications, the minimum input capacitance needed is a 0.1-μF ceramic decoupling capacitor near the input pin connected to ground (preferably to a ground plane through vias). The recommended amount of input capacitance is 1 μF or at least as much as on the output pin. This added capacitance helps with hot plug transients, input inductance and initial charge transients.
- OUT There is no minimum value for capacitance for this output, but TI recommends to connect a 1-µF ceramic capacitor between OUT and ground. This capacitance helps with termination, and cycling frequency between *charge done* and refresh charge when no battery is present. It also helps cancel out any battery lead inductance for long leaded battery packs. TI also recommends to put as much ceramic capacitance on the input as the output so as not to cause a drop out of the input when charging is initiated.
- ISET/BAT For stability reasons, it may be necessary to put a 0.1-µF capacitor between the ISET and BAT pin..
- STAT1/2 and PG Optional (LED STATUS See below, Processor Monitored; or no status)
- STAT1 Connect the cathode of a red LED to the open-collector STAT1 output, and connect the anode of the red LED to the input supply through a 1.5-k $\Omega$  resistor that limits the current.
- STAT2 Connect the cathode of a green LED to the open-collector STAT2 output, and connect the anode of the green LED to the input supply through a 1.5-k $\Omega$  resistor that limits the current.
- PGConnect the cathode of an LED to the open-collector  $\overline{PG}$  output, and connect the anode of<br/>the LED to the input supply through a 1.5-kΩ resistor to limit the current.



#### 9.2.1.3 Application Curves

### **Typical Applications (continued)**

### 9.2.2 bq24085 Typical Application

Figure 21 illustrates the typical application circuit for bq24085.




Figure 21. bq24085 Application Schematic

#### 9.2.2.1 Design Requirements

Follow the design requirements in *bq24086 and bq24088 Typical Application*.

### 9.2.3 bq24087 Typical Application

Figure 22 shows the typical application circuit for bq24087.




Figure 22. bq24087 Application Schematic

#### 9.2.3.1 Design Requirements

Follow the design requirements in bq24086 and bq24088 Typical Application.

<u>www.ti.</u>com



# **10 Power Supply Recommendations**

The devices are designed to operate from an input voltage supply range between 3.5 V and 6.5 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the bq24085/6/7/8 IN and GND terminals, a larger capacitor is recommended.

# 11 Layout

### 11.1 Layout Guidelines

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2408x, with short trace runs to both IN, OUT and GND (thermal pad).
- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bq2408x family are packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note*, SLUA271.

# 11.2 Layout Example




Figure 23. bq2408x PCB Layout



(13)

#### **11.3 Thermal Considerations**

The bq2408x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note*, SLUA271.

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). Use Equation 13 as the mathematical expression for  $\theta_{JA}$ :

$$\theta_{(JA)} = \frac{T_J - T_A}{P}$$

where

- T<sub>J</sub> = chip junction temperature
- T<sub>A</sub> = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of  $\theta_{\text{JA}}$  include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- · Volume of the ambient air surrounding the device under test and airflow
- · Whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. Use Equation 14 to calculate the device power dissipation when a battery pack is being charged:

$$\mathsf{P} = [\mathsf{V}_{(\mathsf{IN})} - \mathsf{V}_{(\mathsf{OUT})}] \times \mathsf{I}_{(\mathsf{OUT})} \tag{14}$$

Due to the charge profile of Li-Ion batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See the charging profile, Figure 8.

If the board thermal design is not adequate the programmed fast charge rate current may not be achieved under maximum input voltage and minimum battery voltage, as the thermal loop can be active effectively reducing the charge current to avoid excessive IC junction temperature.



# 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

User's Guide, bq24085/6/7/8 Evaluation Module, SLUU305

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq24085	Click here	Click here	Click here	Click here	Click here
bq24086	Click here	Click here	Click here	Click here	Click here
bq24087	Click here	Click here	Click here	Click here	Click here
bq24088	Click here	Click here	Click here	Click here	Click here

#### **Table 9. Related Links**

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2007-2015, Texas Instruments Incorporated



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ24085DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDV	Samples
BQ24085DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDV	Samples
BQ24086DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDW	Samples
BQ24086DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDW	Samples
BQ24087DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDX	Samples
BQ24087DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CDX	Samples
BQ24088DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CHE	Samples
BQ24088DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 125	CHE	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TEXAS


NSTRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24085DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24085DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24085DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
BQ24085DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24086DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24086DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24086DRCT	VSON	DRC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
BQ24087DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24087DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24088DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24088DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION

16-Aug-2023



*All dimensions are nominal Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Device	таскаде туре	r ackage Drawing	1 1113	5164	Length (mm)	width (initi)	neight (min)
BQ24085DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
BQ24085DRCR	VSON	DRC	10	3000	338.0	355.0	50.0
BQ24085DRCT	VSON	DRC	10	250	205.0	200.0	33.0
BQ24085DRCT	VSON	DRC	10	250	210.0	185.0	35.0
BQ24086DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
BQ24086DRCT	VSON	DRC	10	250	210.0	185.0	35.0
BQ24086DRCT	VSON	DRC	10	250	338.0	355.0	50.0
BQ24087DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24087DRCT	VSON	DRC	10	250	210.0	185.0	35.0
BQ24088DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24088DRCT	VSON	DRC	10	250	210.0	185.0	35.0

# **DRC 10**


3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **DRC0010J**



# **PACKAGE OUTLINE**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **DRC0010J**

# **EXAMPLE BOARD LAYOUT**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **DRC0010J**

# **EXAMPLE STENCIL DESIGN**

# VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated