

# **Motion-SPM**<sup>™</sup>

June 2007

# FSBB20CH60B **Smart Power Module**

#### **Features**

- UL Certified No.E209204(SPM27-CC package)
- Very low thermal resistance due to using DBC
- Easy PCB layout due to built in bootstrap diode
- 600V-20A 3-phase IGBT inverter bridge including control ICs for gate driving and protection
- Divided negative dc-link terminals for inverter current sensing applications
- Single-grounded power supply due to built-in HVIC
- Isolation rating of 2500Vrms/min.

## **Applications**

- AC 100V ~ 253V three-phase inverter drive for small power ac motor drives
- Home appliances applications like air conditioner and washing machine

## **General Description**

It is an advanced motion-smart power module (Motion-SPM™) that Fairchild has newly developed and designed to provide very compact and high performance ac motor drives mainly targeting low-power inverter-driven application like air conditioner and washing machine. It combines optimized circuit protection and drive matched to low-loss IGBTs. System reliability is further enhanced by the integrated under-voltage lock-out and short-circuit protection. The high speed built-in HVIC provides opto-coupler-less single-supply IGBT gate driving capability that further reduce the overall size of the inverter system design. Each phase current of inverter can be monitored separately due to the divided negative dc terminals.

# **Top View Bottom View** Figure 1.

## **Integrated Power Functions**

• 600V-20A IGBT inverter for three-phase DC/AC power conversion (Please refer to Figure 3)

## **Integrated Drive, Protection and System Control Functions**

- For inverter high-side IGBTs: Gate drive circuit, High voltage isolated high-speed level shifting
   Control circuit under-voltage (UV) protection
   Note) Available bootstrap circuit example is given in Figures 12 and 13.
- For inverter low-side IGBTs: Gate drive circuit, Short circuit protection (SC)
   Control supply circuit under-voltage (UV) protection
- · Fault signaling: Corresponding to UV (Low-side supply) and SC faults
- Input interface: 3.3/5V CMOS/LSTTL compatible, Schmitt trigger input

# **Pin Configuration**

# **Top View**





Figure 2.

# **Pin Descriptions**

Pin Number	Pin Name	Pin Description
1	V <sub>CC(L)</sub>	Low-side Common Bias Voltage for IC and IGBTs Driving
2	COM	Common Supply Ground
3	IN <sub>(UL)</sub>	Signal Input for Low-side U Phase
4	IN <sub>(VL)</sub>	Signal Input for Low-side V Phase
5	IN <sub>(WL)</sub>	Signal Input for Low-side W Phase
6	$V_{FO}$	Fault Output
7	C <sub>FOD</sub>	Capacitor for Fault Output Duration Time Selection
8	C <sub>SC</sub>	Capacitor (Low-pass Filter) for Short-Current Detection Input
9	IN <sub>(UH)</sub>	Signal Input for High-side U Phase
10	V <sub>CC(H)</sub>	High-side Common Bias Voltage for IC and IGBTs Driving
11	V <sub>B(U)</sub>	High-side Bias Voltage for U Phase IGBT Driving
12	V <sub>S(U)</sub>	High-side Bias Voltage Ground for U Phase IGBT Driving
13	IN <sub>(VH)</sub>	Signal Input for High-side V Phase
14	V <sub>CC(H)</sub>	High-side Common Bias Voltage for IC and IGBTs Driving
15	$V_{B(V)}$	High-side Bias Voltage for V Phase IGBT Driving
16	V <sub>S(V)</sub>	High-side Bias Voltage Ground for V Phase IGBT Driving
17	IN <sub>(WH)</sub>	Signal Input for High-side W Phase
18	V <sub>CC(H)</sub>	High-side Common Bias Voltage for IC and IGBTs Driving
19	$V_{B(W)}$	High-side Bias Voltage for W Phase IGBT Driving
20	V <sub>S(W)</sub>	High-side Bias Voltage Ground for W Phase IGBT Driving
21	N <sub>U</sub>	Negative DC-Link Input for U Phase
22	N <sub>V</sub>	Negative DC-Link Input for V Phase
23	N <sub>W</sub>	Negative DC-Link Input for W Phase
24	U	Output for U Phase
25	V	Output for V Phase
26	W	Output for W Phase
27	Р	Positive DC-Link Input

# Internal Equivalent Circuit and Input/Output Pins



#### Note

- 1. Inverter low-side is composed of three IGBTs, freewheeling diodes for each IGBT and one control IC. It has gate drive and protection functions.
- 2. Inverter power side is composed of four inverter dc-link input terminals and three inverter output terminals.
- 3. Inverter high-side is composed of three IGBTs, freewheeling diodes and three drive ICs for each IGBT.

Figure 3.

# **Absolute Maximum Ratings** ( $T_J = 25^{\circ}C$ , Unless Otherwise Specified)

## **Inverter Part**

Symbol	Parameter	Conditions	Rating	Units
V <sub>PN</sub>	Supply Voltage	Applied between P- N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	450	V
V <sub>PN(Surge)</sub>	Supply Voltage (Surge)	Applied between P- N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	500	V
V <sub>CES</sub>	Collector-emitter Voltage		600	V
± I <sub>C</sub>	Each IGBT Collector Current	T <sub>C</sub> = 25°C	20	Α
± I <sub>CP</sub>	Each IGBT Collector Current (Peak)	T <sub>C</sub> = 25°C, Under 1ms Pulse Width	40	Α
P <sub>C</sub>	Collector Dissipation	T <sub>C</sub> = 25°C per One Chip	62	W
T <sub>J</sub>	Operating Junction Temperature	(Note 1)	-40 ~ 150	°C

#### Note

## **Control Part**

Symbol	Parameter	Conditions	Rating	Units
V <sub>CC</sub>	Control Supply Voltage	Applied between V <sub>CC(H)</sub> , V <sub>CC(L)</sub> - COM	20	V
V <sub>BS</sub>	High-side Control Bias Voltage	Applied between $V_{B(U)}$ - $V_{S(U)}$ , $V_{B(V)}$ - $V_{S(V)}$ , $V_{B(W)}$ - $V_{S(W)}$	20	V
$V_{IN}$	Input Signal Voltage	$\begin{array}{ccccc} \text{Applied} & \text{between} & \text{IN}_{(UH)}, & \text{IN}_{(VH)}, & \text{IN}_{(WH)}, \\ \text{IN}_{(UL)}, & \text{IN}_{(VL)}, & \text{IN}_{(WL)} - \text{COM} \end{array}$	-0.3~17	V
$V_{FO}$	Fault Output Supply Voltage	Applied between V <sub>FO</sub> - COM	-0.3~V <sub>CC</sub> +0.3	V
I <sub>FO</sub>	Fault Output Current	Sink Current at V <sub>FO</sub> Pin	5	mA
V <sub>SC</sub>	Current Sensing Input Voltage	Applied between C <sub>SC</sub> - COM	-0.3~V <sub>CC</sub> +0.3	V

## **Bootstrap Diode Part**

Symbol	Parameter	Conditions	Rating	Units
$V_{RRM}$	Maximum Repetitive Reverse Voltage		600	V
I <sub>F</sub>	Forward Current	T <sub>C</sub> = 25°C	0.5	Α
I <sub>FP</sub>	Forward Current (Peak)	T <sub>C</sub> = 25°C, Under 1ms Pulse Width	2	Α
T <sub>J</sub>	Operating Junction Temperature		-40 ~ 150	°C

## **Total System**

Symbol	Parameter	Conditions	Rating	Units
V <sub>PN(PROT)</sub>	Self Protection Supply Voltage Limit (Short Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 V$ $T_J = 150 ^{\circ}C$ , Non-repetitive, less than $2\mu s$	400	V
T <sub>C</sub>	Module Case Operation Temperature	-40°C≤ T <sub>J</sub> ≤ 150°C, See Figure 2	-40 ~ 125	°C
T <sub>STG</sub>	Storage Temperature		-40 ~ 150	°C
V <sub>ISO</sub>	Isolation Voltage	60Hz, Sinusoidal, AC 1 minute, Connection Pins to heat sink plate	2500	V <sub>rms</sub>

## **Thermal Resistance**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
R <sub>th(j-c)Q</sub>	Junction to Case Thermal	Inverter IGBT part (per 1/6 module)	-	-	2.0	°C/W
R <sub>th(i-c)F</sub>	Resistance	Inverter FWD part (per 1/6 module)	-	-	3.0	°C/W

#### Note:

<sup>1.</sup> The maximum junction temperature rating of the power chips integrated within the SPM is  $150^{\circ}C(@T_{C} \le 125^{\circ}C)$ .

<sup>2.</sup> For the measurement point of case temperature ( $T_{\mbox{\scriptsize C}}$ ), please refer to Figure 2.

# $\textbf{Electrical Characteristics} \ \, (T_J = 25^{\circ}C, \, \text{Unless Otherwise Specified})$

## **Inverter Part**

S	ymbol	Parameter	Condi	itions	Min.	Тур.	Max.	Units
V	CE(SAT)	Collector-Emitter Saturation Voltage	$V_{CC} = V_{BS} = 15V$ $V_{IN} = 5V$	$V_{CC} = V_{BS} = 15V$ $I_{C} = 20A, T_{J} = 25^{\circ}C$ $V_{IN} = 5V$		-	2.0	V
	V <sub>F</sub>	FWD Forward Voltage	V <sub>IN</sub> = 0V	I <sub>F</sub> = 20A, T <sub>J</sub> = 25°C	-	-	2.2	V
HS	t <sub>ON</sub>	Switching Times	$V_{PN} = 300V, V_{CC} = V_{BS}$	<sub>S</sub> = 15V	-	0.80	-	μS
	t <sub>C(ON)</sub>		$I_C = 20A$ $V_{IN} = 0V \leftrightarrow 5V$ , Inducti	ve I nad	-	0.20	-	μS
	t <sub>OFF</sub>		(Note 3)	vo Lodd	-	0.75	-	μS
	t <sub>C(OFF)</sub>					0.15	-	μS
	t <sub>rr</sub>				-	0.10	-	μS
LS	t <sub>ON</sub>		$V_{PN} = 300V, V_{CC} = V_{BS}$	<sub>S</sub> = 15V	-	0.55	-	μS
	t <sub>C(ON)</sub>		$I_C = 20A$ $V_{IN} = 0V \leftrightarrow 5V$ , Inducti	ve Load	-	0.30	-	μS
	t <sub>OFF</sub>		(Note 3)	vo Lodd	-	0.70	-	μS
	t <sub>C(OFF)</sub>				-	0.15	-	μS
	t <sub>rr</sub>				-	0.10	-	μS
	I <sub>CES</sub>	Collector-Emitter Leakage Current	V <sub>CE</sub> = V <sub>CES</sub>		-	-	1	mA

#### Note

#### **Control Part**

Symbol	Parameter	Co	nditions	Min.	Тур.	Max.	Units
I <sub>QCCL</sub>	Quiescent V <sub>CC</sub> Supply Current	V <sub>CC</sub> = 15V IN <sub>(UL, VL, WL)</sub> = 0V	V <sub>CC(L)</sub> - COM	-	-	23	mA
Гассн		$V_{CC} = 15V$ $IN_{(UH, VH, WH)} = 0V$	V <sub>CC(H)</sub> - COM	-	-	600	μА
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	$V_{BS} = 15V$ $IN_{(UH, VH, WH)} = 0V$	$egin{array}{l} V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \ V_{B(W)} - V_{S(W)} \end{array}$	-	-	500	μА
$V_{FOH}$	Fault Output Voltage	V <sub>SC</sub> = 0V, V <sub>FO</sub> Circu	it: 4.7kΩ to 5V Pull-up	4.5	-	-	V
$V_{FOL}$		V <sub>SC</sub> = 1V, V <sub>FO</sub> Circu	it: 4.7kΩ to 5V Pull-up	-	-	0.8	V
V <sub>SC(ref)</sub>	Short Circuit Trip Level	V <sub>CC</sub> = 15V (Note 4)	V <sub>CC</sub> = 15V (Note 4)		0.5	0.55	V
TSD	Over-temperature protection	Temperature at LVIC	Temperature at LVIC		160	-	°C
ΔTSD	Over-temperature protection hysterisis	Temperature at LVIC		-	5	-	°C
UV <sub>CCD</sub>	Supply Circuit Under-	Detection Level		10.7	11.9	13.0	V
UV <sub>CCR</sub>	Voltage Protection	Reset Level		11.2	12.4	13.4	V
UV <sub>BSD</sub>		Detection Level	Detection Level		11	12	V
UV <sub>BSR</sub>		Reset Level		10.5	11.5	12.5	V
t <sub>FOD</sub>	Fault-out Pulse Width	C <sub>FOD</sub> = 33nF (Note 5)		1.0	1.8	-	ms
V <sub>IN(ON)</sub>	ON Threshold Voltage	IN IN COM		2.8	-	-	V
V <sub>IN(OFF)</sub>	OFF Threshold Voltage			-	-	0.8	V

#### Note:

<sup>3.</sup>  $t_{ON}$  and  $t_{OFF}$  include the propagation delay time of the internal drive IC.  $t_{C(ON)}$  and  $t_{C(OFF)}$  are the switching time of IGBT itself under the given gate driving condition internally. For the detailed information, please see Figure 4.

<sup>4.</sup> Short-circuit current protection is functioning only at the low-sides.

<sup>5.</sup> The fault-out pulse width  $t_{FOD}$  depends on the capacitance value of  $C_{FOD}$  according to the following approximate equation:  $C_{FOD} = 18.3 \times 10^{-6} \times t_{FOD}[F]$ 




Figure 4. Switching Time Definition

## **Switching Loss (Typical)**





Figure 5. Switching Loss Characteristics

## **Bootstrap Diode Part**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>F</sub>	Forward Voltage	I <sub>F</sub> = 0.1A, T <sub>C</sub> = 25°C	-	2.5	-	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 0.1A, T <sub>C</sub> = 25°C	-	80	-	ns



#### Note:

6. Built in bootstrap diode includes around 15 $\Omega$  resistance characteristic.


Figure 6. Built in Bootstrap Diode Characteristics

# **Recommended Operating Conditions**

Symbol	Daramotor	Parameter Conditions		Value		Units
Symbol	yillboi Farametei Conditions		Min.	Тур.	Max.	Units
V <sub>PN</sub>	Supply Voltage	Applied between P - N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub>	-	300	400	V
V <sub>CC</sub>	Control Supply Voltage	Applied between V <sub>CC(H)</sub> , V <sub>CC(L)</sub> - COM	13.5	15	16.5	V
V <sub>BS</sub>	High-side Bias Voltage	$ \begin{array}{l} \text{Applied between } V_{B(U)} \text{ - } V_{S(U)},  V_{B(V)} \text{ - } V_{S(V)}, \\ V_{B(W)} \text{ - } V_{S(W)} \end{array} $	13.0	15	18.5	V
dV <sub>CC</sub> /dt, dV <sub>BS</sub> /dt	Control supply variation		-1	-	1	V/μs
t <sub>dead</sub>	Blanking Time for Preventing Arm-short	For Each Input Signal	2.0	-	-	μS
f <sub>PWM</sub>	PWM Input Signal	$-40^{\circ}C \le T_C \le 125^{\circ}C, -40^{\circ}C \le T_J \le 150^{\circ}C$	-	-	20	kHz
V <sub>SEN</sub>	Voltage for Current Sensing	Applied between N <sub>U</sub> , N <sub>V</sub> , N <sub>W</sub> - COM (Including surge voltage)	-4		4	V

# **Mechanical Characteristics and Ratings**

Parameter	Co	Conditions			Limits			
Parameter	Co				Max.	Units		
Mounting Torque	Mounting Screw: - M3	Recommended 0.62N•m	0.51	0.62	0.80	N•m		
Device Flatness		Note Figure 5	0	-	+120	μm		
Weight			-	15.00	-	g		




**Figure 7. Flatness Measurement Position** 

# **Package Marking and Ordering Information**


Device Marking	Device	Package	Reel Size	Reel Size Tape Width	
FSBB20CH60B	FSBB20CH60B	SPM27-CC	-	=	10

## **Time Charts of SPMs Protective Function**



- a1 : Control supply voltage rises: After the voltage rises UV<sub>CCR</sub>, the circuits start to operate when next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3 : Under voltage detection (UV $_{\text{CCD}}$ ).
- a4: IGBT OFF in spite of control input condition.
- a5 : Fault output operation starts.
- a6 : Under voltage reset (UV $_{CCR}$ ).
- a7: Normal operation: IGBT ON and carrying current.


Figure 8. Under-Voltage Protection (Low-side)



r aut Output Oigha

- b1 : Control supply voltage rises: After the voltage reaches UV<sub>BSR</sub>, the circuits start to operate when next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3 : Under voltage detection (UV<sub>BSD</sub>).
- b4 : IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5 : Under voltage reset (UV<sub>BSR</sub>)
- b6: Normal operation: IGBT ON and carrying current


Figure 9. Under-Voltage Protection (High-side)



(with the external shunt resistance and CR connection)

- $\ensuremath{\text{c1}}$  : Normal operation: IGBT ON and carrying current.
- c2 : Short circuit current detection (SC trigger).
- c3: Hard IGBT gate interrupt.
- c4: IGBT turns OFF.
- c5: Fault output timer operation starts: The pulse width of the fault output signal is set by the external capacitor  $C_{FO}$ .
- c6 : Input "L" : IGBT OFF state.
- c7 : Input "H": IGBT ON state, but during the active period of fault output the IGBT doesn't turn ON.
- c8: IGBT OFF state


Figure 10. Short-Circuit Current Protection (Low-side Operation only)



#### Note:

- 1) RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The SPM input signal section integrates 5k\Omega (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.
- 2) The logic input is compatible with standard CMOS or LSTTL outputs.


Figure 11. Recommended CPU I/O Interface Circuit



## Note:

1) The ceramic capacitor placed between V<sub>CC</sub>-COM should be over 1uF and mounted as close to the pins of the SPM as possible.

Figure 12. Recommended Bootstrap Operation Circuit and Parameters




#### Note:

- 1) To avoid malfunction, the wiring of each input should be as short as possible. (less than 2-3cm)
- 2) By virtue of integrating an application specific type HVIC inside the SPM, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
- 3)  $V_{FO}$  output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 4.7k $\Omega$  resistance. Please refer to Figure11.
- 4)  $C_{SP15}$  of around 7 times larger than bootstrap capacitor  $C_{BS}$  is recommended.
- 5)  $V_{FO}$  output pulse width should be determined by connecting an external capacitor( $C_{FOD}$ ) between  $C_{FOD}(pin7)$  and COM(pin2). (Example : if  $C_{FOD} = 33$  nF, then  $t_{FO} = 1.8$ ms (typ.)) Please refer to the note 5 for calculation method.
- 6) Input signal is High-Active type. There is a 5kΩ resistor inside the IC to pull down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R<sub>S</sub>C<sub>PS</sub> time constant should be selected in the range 50~150ns. C<sub>PS</sub> should not be less than 1nF.(Recommended R<sub>S</sub>=100Ω, C<sub>PS</sub>=1nF)
- 7) To prevent errors of the protection function, the wiring around  $R_F$  and  $C_{SC}$  should be as short as possible.
- 8) In the short-circuit protection circuit, please select the  $R_F C_{SC}$  time constant in the range 1.5~2 $\mu s$ .
- 9) Each capacitor should be mounted as close to the pins of the SPM as possible.
- 10) To prevent surge destruction, the wiring between the smoothing capacitor and the P&GND pins should be as short as possible. The use of a high frequency non-inductive capacitor of around 0.1~0.22µF between the P&GND pins is recommended.
- 11) Relays are used at almost every systems of electrical equipments of home appliances. In these cases, there should be sufficient distance between the CPU and the relays.
- 12)  $C_{SPC15}$  should be over  $1\mu F$  and mounted as close to the pins of the SPM as possible.

Figure 13. Typical Application Circuit

# **Detailed Package Outline Drawings**




<u>4-0</u>.80

4-Max3.20


Lead Pitch :  $\pm 0.30$ 

A: 1.778 B: 2.050 C: 2.531




3-0.80 3-1.30 3-Max2.00

# **Detailed Package Outline Drawings (Continued)**





Lead Forming Dimension




PKG Center to Lead Distance

# **Detailed Package Outline Drawings (Continued)**











#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now™
CorePLUS™
CROSSVOLT™
CTL™

Current Transfer Logic™ EcoSPARK®

Fairchild<sup>®</sup>

Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>
FACT<sup>®</sup>
FAST<sup>®</sup>

FastvCore™ FPS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™

Green FPS<sup>TM</sup> e-Series<sup>TM</sup> GTO<sup>TM</sup> i-Lo<sup>TM</sup>

IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP-SPM™ Power220<sup>®</sup> Power247<sup>®</sup>
POWEREDGE<sup>®</sup>
Power-SPM<sup>™</sup>
PowerTrench<sup>®</sup>

Programmable Active Droop™

QFET<sup>®</sup> QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM<sup>®</sup>
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6

SuperSOT™-8 SvncFET™

The Power Franchise®

TinyBoost<sup>TM</sup>
TinyBuck<sup>TM</sup>
TinyLogic<sup>®</sup>
TINYOPTO<sup>TM</sup>
TinyPower<sup>TM</sup>
TinyPWM<sup>TM</sup>
TinyWire<sup>TM</sup>
µSerDes<sup>TM</sup>
UHC<sup>®</sup>
UniFET<sup>TM</sup>
VCX<sup>TM</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.