

TLE9278BQX V33

Multi-CAN Power+ System Basis Chip

1 Overview

Features

- SMPS with integrated switches up to 750 mA (DC/DC buck) with 3.3 V output voltage
- DC/DC Boost converter for low *V*_{sup} supply voltage with integrated switch at 6.5 V, 8 V, 10 V and 12 V
- Low-Drop Voltage Regulator with external PNP device with configurable 5.0 V, 3.3 V, 1.8 V and 1.2 V output voltage, protected for off-board usage
- Very low quiescent current consumption in Stop and Sleep Mode
- Four CAN Transceivers compliant to CAN Flexible Data-rate (FD)
- \cdot ISO 11898-2: 2016 standard up to 5 Mb
- One universal High-Voltage Wake Input for voltage level monitoring including wake up capability
- Cyclic wake feature via an integrated timer
- Reset Output to ensure stable supply to the MCU
- Fail Output to activate external load in case of system malfunctions are detected
- Output voltage supervision functions in all output supply voltages
- Fast Battery Voltage Monitoring Feature
- 16-bit Serial Perpheral Interface (SPI)
- Overtemperature and short circuit protection feature
- Wide input voltage and temperature range
- Software Compatibility to other SBC family members for the TLE926x and TLE927x families
- Green Product (RoHS compliant) & AEC Qualified
- 7 × 7 mm PG-VQFN-48 package

Potential applications

- **Gateways**
- Body control modules
- Driver assistance
- Chasis control

Overview

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

Description

Infineon's TLE9278BQX V33 offers the highest level of integration at smallest footprint for automotive applications requiring multiple channels of CAN transceivers like gateways and high-end Body Control Modules (BCM). A high-efficient Switch Mode Power Supply (SMPS) buck regulator provides an external 3.3 V output voltage at up to 750 mA while an additional DC/DC boost converter supports applications or conditions at low supply input voltages. The device is controlled and monitored via a 16-bit Serial Peripheral Interface (SPI). Additional features include a time-out/window watchdog circuit with reset, fail output and undervoltage reset. The device offers low-power modes in order to support applications that are connected permanently to the battery. A wake-up from the low-power mode is possible via a message on the buses, via the bi-level sensitive monitoring/wake-up input as well as via the timer. The TLE9278BQX V33 is offered in a very small footprint, exposed pad PG-VQFN-48 (7 × 7 mm) power package.

Table of Contents

Cinfineon

Block Diagram

2 Block Diagram

Pin Configuration

3 Pin Configuration

3.1 Pin Assignment

Figure 2 Pin Configuration TLE9278BQX V33

Pin Configuration

3.2 Pin Definitions and Functions

Pin Configuration

1) The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC and can be left floating or it can be connected to GND (recommended) for the best EMC performance.

Note: All VS pins must be connected to battery potential or insert a reverse polarity diodes where required; All GND pins as well as the Cooling Tab must be connected to one common GND potential.

Pin Configuration

3.3 Unused Pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI:

- CANHx, CANLx, TXDCANx, RXDCANx: leave pins open.
- **·** BSTD: connect to GND.
- WK: connect to GND and disable WK input via SPI.
- RSTN / INTN: leave open.
- FO/TEST: connect to GND during power-up to activate SBC Development Mode; connect to VS or leave open for normal user mode operation.
- VBSENSE: connect to VS in case that Fast Battery Voltage Monitoring and Boost deactivation features are not used and keep them disabled.
- **·** VEXT: See **[Chapter 7.5](#page-40-2)**.
- n.c.: leave open.
- Unused pins routed to an external connector which leaves the ECU should feature a zero ohm jumper (depopulated if unused) or ESD protection.

General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings1)

*T*j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

General Product Characteristics

Table 1 Absolute Maximum Ratings1) (contíd)

*T*j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

1) Not subject to production test, specified by design.

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 kΩ, 100 pF).

3) ESD "GUN" Resistivity with ±6 KV (according to IEC61000-4-2 "GUN test" (300 Ω, 150 pF)) it is shown in Application Information and test will be provided from IBEE institute.

4) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1, usually not tested but rather ESD SDM.

Notes

- *1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*
- *2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the* data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are *not designed for continuous repetitive operation.*

General Product Characteristics

4.2 Functional Range

Table 2 Functional Range

1) Including Power-On Reset, Over- and Undervoltage Protection.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Device Behavior Outside of Specified Functional Range:

- 28 V < $V_{S,func}$ < 40 V: Device will still be functional; the specified electrical characteristics might not be ensured anymore. The absolute maximum ratings are not violated. However, a thermal shutdown might occur due to high power dissipation.
- *V_{CAN}* < 4.75 V: The undervoltage bit **[VCAN_UV](#page-107-0)** will be set in the SPI register **[BUS_STAT_0](#page-107-1)** and the transmitter will be disabled as long as the UV condition is present.
- · 5.25 V < *V_{CAN}* < 5.5 V: CANx transceiver still functional. However, the communication might fail due to outof-spec operation.
- V_{[POR,f](#page-78-0)} < V_S < 5.5 V: Device will be still functional; the specified electrical characteristics might not be ensured anymore:
	- The voltage regulators will enter the low-drop operation mode.
	- **[VIO_UV](#page-104-0)** reset could be triggered depending on the VRTx settings.

General Product Characteristics

4.3 Thermal Resistance

Table 3 Thermal Resistance1)

1) Not subject to production test, specified by design.

2) According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for 1.5 W. Board: 76.2 \times 114.3 \times 1.5 mm³ with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad . Top and bottom layers are 70 µm thick.

4.4 Current Consumption

Table 4 Current Consumption

Current consumption values are specified at T_j = 25°C, V_s = 13.5 V, all outputs open (unless otherwise specified)

General Product Characteristics

Table 4 Current Consumption (cont'd)

Current consumption values are specified at T_j = 25°C, V_s = 13.5 V, all outputs open (unless otherwise specified)

General Product Characteristics

Table 4 Current Consumption (cont'd)

Current consumption values are specified at T_j = 25°C, V_s = 13.5 V, all outputs open (unless otherwise specified)

1) Current consumption for CANx transceiver and WK input to be added if set to be wake capable or receiver only.

2) Not subject to production test, specified by design.

- 3) Current consumption adders of features defined for SBC Sleep Mode also apply for SBC Stop Mode and vice versa (unless otherwise specified).
- 4) No pull-up or pull-down configuration selected.

5) Cyclic wake configuration: Timer with 20 ms period.

5 System Features

This chapter describes the system features and behavior of the TLE9278BQX V33:

- State machine and SBC mode control.
- Device configurations.
- State of supply and peripherals.
- Wake features.
- Supervision and diagnosis functions.

The System Basis Chip is controlled via a 16-bit SPI interface. A detailed description can be found in **[Chapter 13](#page-80-2)**. The configuration as well as the diagnosis is handled via the SPI. The SPI mapping of the TLE9278BQX V33 is compatible to other devices of TLE926x and TLE927x family.

The System Basis Chip (SBC) offers six operating modes:

- SBC Init Mode: power-up of the device and after soft reset.
- SBC Normal Mode: the main operating mode of the device.
- SBC Stop Mode: the first-level power saving mode with the main voltage regulator enabled.
- SBC Sleep Mode: the second-level power saving mode with Buck regulator disable.
- SBC Restart Mode: an intermediate mode after a wake event from SBC Sleep or SBC Fail-Safe Mode or after a failure (e.g. WD failure in config 1/3) to bring the microcontroller into a defined state via a reset. Once the failure condition is not present anymore, the device will automatically change to SBC Normal Mode after a delay time (t_{on1}).
- SBC Fail-Safe Mode: a safe-state mode after critical failures (e.g. TSD2 thermal shutdown) to bring the system into a safe state and to ensure a proper restart of the system. Buck regulator is disabled.

A special mode called SBC Development Mode is available during software development or debugging of the system. All of the operating modes mentioned above can be accessed in this mode. However, the watchdog counter is stopped and does not need to be triggered. This mode can be accessed by setting the TEST pin to GND during SBC Init Mode.

5.1 State Machine Description and SBC Mode Control

The different SBC Modes are selected via SPI by setting the respective SBC **[MODE](#page-90-0)** bits in the register **[M_S_CTRL](#page-90-1)**.

The SBC **[MODE](#page-90-0)** bits are cleared when going trough SBC Restart Mode, so the current SBC mode is always shown.

[Figure 3](#page-17-0)[Figure 4](#page-18-0) shows the SBC State Diagram.

System Features

Figure 3 State Diagram showing the SBC Operating Modes

System Features

Figure 4 State Diagram showing the SBC Operating Modes

5.1.1 Device Configuration and SBC Init Mode

The SBC Init Mode is the mode where the hardware configuration of the SBC is stored and where the microcontroller finishes the initialization phase.

The SBC starts up in SBC Init Mode after crossing the power-on reset V_{[POR,r](#page-77-1)} threshold (see also [Chapter 12.3](#page-70-1)) and the watchdog will start with a long open window (t_{[LW](#page-77-2)} typical [200](#page-77-3)ms) after the RSTN is released. During this power-on phase following configurations are stored in the device:

- Supply and Power up configurability.
- The device behavior regarding a watchdog trigger failure and a VIO overvoltage condition is determined by the external circuitry on the INTN pin (see below).
- The selection of the normal device operation or the SBC Development Mode (watchdog disabled for debugging purposes) will be set depending on the voltage level of the FO/TEST pin (see also **[Chapter 5.1.7](#page-25-0)**).

5.1.1.1 Supply and Power up configurability

The pin VIO of TLE9278BQX V33 has to be connected to VCC1. The pin PCFG can be left open or connected to GND.

The **[Table 5](#page-19-4)** shows the only allowed combinations and related behavior.

VCC1 Output Voltage	PCFG pin	VIO Supply	µC Supply	VEXT Output voltage	VEXT Behavior	Supervision Functions
$V_{\rm CC1}$ = 3.3 V	Open	VCC1	VCC1	Configurable via SPI using VEXT_VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active
$V_{\rm CCl}$ = 3.3 V	GND	VCC1	VCC1	Configurable via SPI using VEXT VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active

Table 5 Supply and power up Configurability

Note: VIO can be connected only to VCC1.

5.1.1.2 Watchdog trigger failure configuration

There are four different device configurations (**[Table 6](#page-20-0)**) available defining the watchdog failure and the VIO overvoltage behavior. The configurations can be selected via the external connection on the INTN pin and the SPI bit **[CFG2](#page-91-1)** in the **[HW_CTRL_0](#page-91-2)** register (see also **[Chapter 13.4](#page-85-2)**):

- ï A watchdog trigger failures leads to SBC Restart Mode (Config 1/3) and depending on **[CFG2](#page-91-1)** the Fail Output (FO) are activated after the 1st or 2nd watchdog trigger failure; If **[VIO_OV_RST](#page-90-2)** is set and in Config 1/3, then SBC Restart Mode will be entered in case of **[VIO_OV](#page-103-2)** and the FO is activated.
- **•** A watchdog trigger failures leads to SBC Fail-Safe Mode (Config 2/4) and depending on [CFG2](#page-91-1) the Fail Output (FO) are activated after the 1st or 2nd watchdog trigger failure. The first watchdog trigger failure in Config 4 will lead to SBC Restart Mode;

If **[VIO_OV_RST](#page-90-2)** is set and in Config 2/4, then SBC Fail-Safe Mode will be entered in case of **[VIO_OV](#page-103-2)** and the FO is activated.

The respective device configuration can be identified by reading the SPI bits **[CFG2_STATE](#page-109-0)** and **[CFG1_STATE](#page-109-1)** in the **[WK_LVL_STAT](#page-109-2)** register.

1.44411444 1.18841 1.41141 1.4111									
Config	Event	FO Activation	SBC Mode Entry	SPI Bit CFG2 INTN Pin	(CFG1_STATE)				
$\mathbf{1}$	$1 \times$ Watchdog Failure after 1st WD Failure		SBC Restart Mode		External pull-up				
$\overline{2}$	$1 \times$ Watchdog Failure after 1st WD Failure		SBC Fail-Safe Mode		No ext. pull-up				
3	2 × Watchdog Failure after 2nd WD Failure SBC Restart Mode			0	External pull-up				
$\overline{4}$	2 × Watchdog Failure after 2nd WD Failure SBC Fail-Safe Mode			0	No ext. pull-up				

Table 6 Watchdog Trigger Failure Configuration

The respective configuration will be stored for all conditions and can only be changed by powering down the device ($V_{\rm S}$ < $\bf{V}_{\rm POR,f}$ $\bf{V}_{\rm POR,f}$ $\bf{V}_{\rm POR,f}$).

[Table 7](#page-20-1) shows the possible SBC hardware configurations.

Table 7 SBC Configuration

In case of 3 consecutive resets due to WD fail, it is possible in Config 1 and 3 not to generate additional reset by setting the **[MAX_3_RST](#page-92-0)** on **[WD_CTRL](#page-92-1)**.

[Figure 5](#page-21-1) shows the timing diagram of the hardware configuration selection. The hardware configuration is defined during SBC Init Mode. The INTN pin is internally pulled LOW with a weak pull-down resistor during the reset delay time t_{ron}, i.e. after VIO crosses the reset threshold VRT1 and before the RSTN pin goes HIGH. The

System Features

INTN pin is monitored during this time and the configuration (depending on the voltage level at INTN) is read and stored at the rising edge of RSTN (with a filter time of t_{CFG-F}).

Figure 5 Hardware Selection Timing Diagram

Note: If the [POR](#page-104-1) bit is not cleared then the internal pull-down resistor will be reactivated every time RSTN is pulled LOW the configuration will be updated at the rising edge of RSTN. Therefore it is recommended to clear the [POR](#page-104-1) bit right after initialization.

5.1.1.3 SBC Init Mode

In SBC Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence. In the SBC Init Mode any SPI command will bring the SBC to SBC Normal Mode. During the long open window the watchdog has to be triggered. Thereby the watchdog will be automatically configured. A missing watchdog trigger during the long open window will cause a watchdog failure and the device will enter SBC Restart Mode.

Wake events are ignored during SBC Init Mode and will therefore be lost.

Note: Any SPI command will bring the SBC to SBC Normal Mode even if non-valid (see [Chapter 13.2](#page-81-1)).

Note: For a safe start-up, it is recommended to use the first SPI command to trigger and to configure the watchdog (see [Chapter 12.2](#page-66-2)).

Note: At power up, no **[VIO_UV](#page-104-0)** will be issued nor will FO be triggered as long as VIO is below the V_{RT1} *threshold and V^S is below the VIO short circuit detection threshold V[S,UV](#page-77-4). The RSTN pin will be kept low as long as VIO is below the selected V*_{RT1} threshold. As soon as the VIO is higher than V_{RT1}, the *RSTN is released after t_{[RD1](#page-77-0)}*.

5.1.2 SBC Normal Mode

The SBC Normal Mode is the standard operating Mode for the SBC. All configurations have to be done in SBC Normal Mode before entering a low-power mode (see also **[Chapter 5.1.6](#page-24-0)** for the device configuration defining the Fail-Safe Mode behavior). A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur. The configuration options are listed below:

- VCC1 is active, Buck in PWM Mode.
- VEXT can be switched ON or OFF.
- CANx is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also **[Chapter 5.1.5](#page-23-0)**).
- Wake pin level can be monitored and can be selected to be wake capable.
- ï Cyclic wake period can be configured using **[TIMER_CTRL_0](#page-98-0)** and enabled by setting **[TIMER1_WK_ EN](#page-94-1)**.
- Watchdog is configurable.
- FO is OFF by default.

In SBC Normal Mode, there is the possibility of testing the FO output, i.e. to verify if setting the FO pin to low will create the intended behavior within the system. The FO output can be enabled and then disabled again by the microcontroller by setting the **[FO_ON](#page-91-3)** SPI bit. This feature is only intended for testing purposes.

5.1.3 SBC Stop Mode

The SBC Stop Mode is the first level technique to reduce the overall current consumption. All kind of settings have to be done before entering SBC Stop Mode. In SBC Stop Mode any kind of SPI write commands are ignored and the **[SPI_FAIL](#page-106-0)** bit is set, except for changing to SBC Normal Mode, triggering a SBC Soft Reset, refreshing the watchdog, changing modulation of the buck. The configuration options are listed below:

- **•** VCC1 is ON, Buck in PFM Mode if I_{VCC1} < $I_{PFM-PWM.TH}$.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected for 'Receive Only Mode', to be wake capable or OFF.
- WK pin can be selected to be wake capable, PWM_BY_WK (switch PFM/PWM buck modulation) or OFF.
- Wake capability via cyclic wake can be selected.
- Watchdog is fixed or OFF (if WD disable sequence was executed).

A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur.

In SBC Stop Mode, it is allowed to use the Boost module (enabled before to enter in SBC Stop Mode) in case of the V_s is dropping. The Boost works only in PWM and therefore the total amount of current consumption will increase.

Note: It is not possible to switch directly from SBC Stop Mode to SBC Sleep Mode. Doing so will also set the [SPI_FAIL](#page-106-0) flag and will bring the SBC into Normal Mode via SBC Restart Mode.

5.1.4 SBC Sleep Mode

The SBC Sleep Mode is the second level technique to reduce the overall current consumption to a minimum needed to react on wake-up events.

All settings must be done before entering SBC Sleep Mode. In case that SPI configurations in Sleep Mode have been sent to the SBC, the commands are ignored and no reactions from the SBC.

The configuration options are listed below:

fineon

- VCC1 is OFF.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected to be wake capable or OFF.
- WK pin can be selected to be wake capable or OFF.

A wake-up event on CANx or WK pin will bring the device via SBC Restart Mode into SBC Normal Mode again and signal the wake event and corresponding sources.

It is not possible to switch off all wake sources in Sleep Mode. This will lead to SBC Normal Mode via SBC Restart Mode instead.

In order to enter SBC Sleep Mode successfully, all wake source signalization flags from **[WK_STAT_0](#page-108-0)** and **[WK_STAT_2](#page-110-0)** need to be cleared. If a failure to do so, will result in an immediate wake-up from SBC Sleep Mode by going via SBC Restart to Normal Mode.

Note: As soon as the Sleep Command is sent, the Reset will go low to avoid any undefined behavior between SBC and microcontroller.

5.1.5 SBC Restart Mode

There are multiple reasons to enter the SBC Restart Mode. The purpose of the SBC Restart Mode is to reset the microcontroller:

- From SBC Normal and Stop Mode, it is reached in case of undervoltage on VIO. In case of 4 consecutive **[VIO_UV](#page-104-0)** events, SBC Fail-Safe Mode is entered.
- ï From SBC Normal and Stop Mode it is reached in case of overvoltage on VIO in config 1/3 if **[VIO_OV_RST](#page-90-2)** is set.
- Incorrect Watchdog triggering (depending of the configuration).
- From SBC Sleep and Fail-Safe Mode to ramp up VIO supply after wake event.

From SBC Restart Mode, the SBC goes automatically to SBC Normal Mode, i.e the mode is left automatically by the SBC without any microcontroller influence once the VIO_UV condition is not present anymore and when the reset delay time (t_{RD1} t_{RD1} t_{RD1}) has expired. The Reset Output (RSTN) is released at the transition.

Entering or leaving the SBC Restart Mode will not result in deactivation of the Fail output.

The following functions are not changed in SBC Restart mode:

- VEXT is fixed ON or OFF in accordance with SPI configuration.
- \cdot VCC1 is ON or ramping up.
- BOOST is fixed or OFF.

[Table 8](#page-23-1) contains detailed descriptions of the reason to restart:

Table 8 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode

5.1.6 SBC Fail-Safe Mode

The purpose of this mode is to bring the system in a safe status after a failure condition by turning off the VCC1 and VEXT supply and the FO pin is automatically activated. After a wake-up event the system is then able to restart again.

The Fail-Safe Mode is automatically reached in case of:

- Overtemperature condition (TSD2).
- After 1 or 2 watchdog fails (depending on config setting).
- At the 4th consecutive VIO undervoltage event.
- ï From SBC Normal and Stop Mode, in case of overvoltage on VIO in config 2/4, if **[VIO_OV_RST](#page-90-2)** is set.
- VIO is shorted to GND.
- VIO is below the VRTx for time longer than **t**_{VIO.SC}.

In this case, the default wake sources are activated, the wake-up events are cleared in the register **[WK_STAT_0](#page-108-0)** and **[WK_STAT_2](#page-110-0)**.

The mode will be maintained for at least t_{TSD2} t_{TSD2} t_{TSD2} in case of TSD2 event and $t_{FS,min}$ $t_{FS,min}$ $t_{FS,min}$ in case of other failure events to avoid any fast toggling behavior. All wake sources will be masked during this time but the wake-up events will be stored. Stored wake-up events and wake-up event after this minimum waiting time, will lead to SBC Restart Mode. Leaving the SBC Fail-Safe Mode will not result in deactivation of the Fail Output pin.

The following functions are influenced during SBC Fail-Safe Mode:

- FO output is activated.
- VCC1 is OFF.
- VEXT is OFF.
- CANx is wake capable.
- WK is wake capable (in case that **[PWM_BY_WK](#page-91-4)** was set, moving to SBC Fail-Safe Mode will clear the bit).
- Cyclic wake is disabled.

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode (contíd)

5.1.7 SBC Development Mode

The SBC Development Mode is used during development phase of the application, especially for software development.

Compared to the default SBC user mode operation, this mode is a super set of the state machine. The device will start also in SBC Init Mode and it is possible to use all the SBC Modes and functions with following differences:

- Watchdog is stopped and does not need to be triggered. Therefore no reset is triggered due to watchdog failure.
- SBC Fail-Safe and Restart Mode are not reached due to watchdog failure but the other reasons to enter these modes are still valid.
- CANx default value in SBC INIT MODE is ON instead of OFF.

The mode is reached by setting the FO/TEST pin to LOW for the entire SBC INIT Mode and by sending an arbitrary SPI command. The SBC Init Mode is reachable after the power-up or sending a software reset.

SBC Development Mode can only be left by a power-down or by providing a SBC Software Reset using the **[MODE](#page-90-0)** bits on **[M_S_CTRL](#page-90-1)** register regardless the FO/TEST pin level.

When the FO/TEST pin is left open, or connected to V_s during the start-up, the SBC starts into normal operation. The FO/TEST pin has an integrated pull-up resistor (switched ON only during SBC Init Mode) to prevent the SBC device from starting in SBC Development Mode during normal life of the vehicle. To avoid any disturbances, the FO/TEST pin is monitored during the SBC Init Mode when the RSTN is HIGH until SBC Init Mode is left. Only if the FO/TEST pin is LOW for the Init Mode time when the RSTN is HIGH, SBC Development Mode is reached and stored.

5.2 Wake Features

Following wake sources are implemented in the device:

- **·** Static Sense: WK input is permanently active (see **[Chapter 9](#page-55-3)**).
- Cyclic Wake: internal wake source controlled via internal timer (see **[Chapter 5.2.1](#page-26-1)**).
- ï CANx wake: wake-up via CAN message (see **[Chapter 8](#page-43-3)**).

The wake source must be set before entering in SBC Sleep Mode. In case of critical situation, when the device will be set into SBC Fail-Safe mode, all default wake sources will be activated. For additional information about setting, refer to the respective chapters.

5.2.1 Cyclic Wake

The cyclic wake feature is intended to reduce the quiescent current of the device and application.

When the cyclic wake is enabled, a periodic INTN is generated in SBC Normal and Stop Mode based on the setting of **[TIMER_CTRL_0](#page-98-0)**.

The correct sequence to configure the cyclic wake is shown in **[Figure 6](#page-26-3)**. The sequence is as follows:

- Disable the cyclic wake feature to ensure that there is not unintentional interrupt when activating cyclic wake (**[TIMER1_WK_ EN](#page-94-1)** = 0).
- **•** Configure the cyclic wake timer period in **[TIMER_CTRL_0](#page-98-0)** register.
- Enable the cyclic wake as a wake-up source in the register **[WK_CTRL_0](#page-94-2)** (**TIMER1_WK_EN** = 1).

Figure 6 Cyclic Wake: Configuration and Sequence

5.2.2 Internal Timer

The integrated timer is typically used to wake up the microcontroller periodically (cyclic wake).

Following periods can be selected via the register **[TIMER_CTRL_0](#page-98-0)**:

ï Period: 10ms / 20ms / 50ms / 100ms / 200ms / 1s / 2s

fineon

DC/DC Regulator

6 DC/DC Regulator

6.1 Block Description

The SMPS module in the TLE9278BQX V33 is implemented as a cascade of a step-up regulator followed by a step-down post-regulator. The step-up regulator (DC/DC Boost converter) provides a V_S level which permits the step-down post-regulator (DC/DC Buck converter) to regulate without entering a low-drop condition.

The SMPS module is active in SBC Normal, Stop and Restart Mode. In SBC Sleep and Fail-Safe Mode, the SMPS module is disabled.

Figure 7 DC/DC Block Diagram

Functional Features

- 3.3 V SMPS (DC/DC) Buck Regulator with integrated high-side and low-side power switching transistor.
- SMPS (DC/DC) Boost Regulator for low *V_{SUP}* supply voltage with integrated power transistor.
- Adjustable output DC/DC Boost pre-regulator voltage via SPI.
- Fixed switching frequency for Buck and Boost Regulator in SBC Normal Mode in PWM (Pulse Width Modulation).
- PFM (Pulse Frequency Modulation) for Buck converter in SBC Stop Mode to reduce the quiescent current.
- Automatic transition PFM to PWM in SBC Stop Mode.
- Soft start-up.

DC/DC Regulator

- Edge Shaping for better EMC performances for Buck and Boost regulator.
- Undervoltage monitoring via VIO pin with adjustable reset level (refer to **[Chapter 12.7](#page-73-2)**).
- Overvoltage detection via VIO pin activates the FO pin in case that **[VIO_OV_RST](#page-90-2)** bit is set (refer to **[Chapter 12.8](#page-73-3)**).
- Buck short circuit detection.
- Buck 100% Duty Cycle at low *V*_S operation.
- Buck overcurrent peak detection.
- Boost overcurrent peak detection.

6.1.1 Functional Description of the Buck Converter

Figure 8 Buck Block Diagram

The DC/DC Buck converter is intended as post-regulator (VCC1) and it provides a step down converter function transferring energy from *V*_s to a lower output voltage with high efficiency (typically more than 80%). The output voltage is 3.3 V in a current range up to 750 mA. It is regulated via a digital loop with a precision of ±2%.

It requires an external inductor and capacitor filter on the output switching pin (BCKSW). The Buck regulator has integrated high-side and low-side power switching transistors. The compensation of the regulation loop is done internally and no additional external components are needed.

A typical application example and external components proposal is available in **[Chapter 14.1](#page-118-2)**.

The Buck converter is active in SBC Normal, Stop and Restart Mode and it is disabled in SBC Sleep and Fail-Safe Mode.

Depending on the SBC Mode, the Buck converter works in two different modes:

PWM Mode (Pulse Width Modulation): This mode is available in SBC Normal Mode, SBC Restart Mode and SBC Stop Mode (only for automatic or manual PFM to PWM transitions. Refer to **[Chapter 6.2.2](#page-32-2)**). In PWM, the Buck converter operates with a fixed switching frequency (f_{BUE}). The duty cycle is calculated internally based on input voltage, output voltage and output current. The precision is ±2% on input supply and output current range (refer to **[Figure 13](#page-36-0)** for more information). In PWM Mode, the Buck converter is capable of a 100% duty cycle in case of low V_s conditions. In order to reduce EMC, the edge shaping feature has been implemented to control the activation and deactivation of the two power switches.

DC/DC Regulator

PFM Mode (Pulse Frequency Modulation): This mode is activated automatically when the SBC Stop Mode is entered. The PFM Mode is an asynchronous mode. PFM Mode does not have a controller switching frequency. The switching frequency depends on conditions of the Buck regulator such as the following: input supply voltage, output voltage, output current and external components. A typical timing diagram is shown in **[Figure 9](#page-29-3)**. The Buck converter in PFM Mode has a tolerance of ±4%. The transition from PFM mode to PWM mode is described in **[Chapter 6.2.2](#page-32-2)**.

Figure 9 Typical PFM timing diagram

6.1.1.1 Startup Procedure (Soft Start)

The Startup Procedure (Soft Start) permits to achieve the Buck regulator output voltage avoiding large overshoot on the output voltage. This feature is activated during the power-up, from SBC Sleep to Restart Mode and from SBC Fail-Safe to SBC Restart Mode.

When the Buck regulator is activated, it starts in open loop with a minimum duty cycle which is maintained for a limited number of switching periods. After this first phase, the duty cycle is linearly increased by a fixed step and it is maintained for a limited number of switching periods for each duty cycle step. This procedure is repeated until the target output voltage value of the Buck regulator is reached. As soon as the Buck regulator output voltage is reached, the regulation loop is closed and it starts to operate normally using PWM Mode adjusting the duty cycle according to the Buck input and output voltages and the output current.

6.1.1.2 Buck regulator Status register

The register **[SMPS_STAT](#page-113-0)** contains information about the open or short conditions on BCKSW pin. No SBC Mode or configuration changes are triggered if one bit on **[SMPS_STAT](#page-113-0)** register is set.

6.1.1.3 External components

The Buck converter needs one inductor and output capacitor filter. The inductor has a fixed value of 47 µH. Secondary parameters such as saturation current must be selected based on the maximum current capability needed in the application.

The output filter capacitors are two parallel 22 µF ceramic capacitor. For additional information, refer to **[Chapter 14.1](#page-118-2)**.

DC/DC Regulator

6.1.2 Functional Description of the Boost Converter

Figure 10 Boost Block Diagram

The Boost converter is intended as a pre-regulator and it provides a step up converter function. It transfers energy from an input supply V_{SUP} (battery voltage after reverse protection circuit) to a higher output voltage (V_S) with high efficiency (typically more than 80%).

The regulator integrates the power switching and the sense resistor for overcurrent detection.

The Boost regulator can be enabled in SBC Normal Mode via SPI (register **[HW_CTRL_0](#page-91-2)**, bit **[BOOST_EN](#page-91-0)**) and four output voltage values are selectable via **[BOOST_V](#page-99-1)**. The Boost regulator can also be active in SBC Stop and Restart Mode. The selected boost output voltage will automatically define the voltage thresholds where the boost will be ON (V_{[BST,TH1](#page-35-0)}, V_{[BST,TH2](#page-35-1)}, V_{[BST,TH3](#page-35-2)} and V_{[BST,TH4](#page-35-3)}). If the Boost regulator is enabled, it switches ON automatically when V_s falls below the selected threshold voltage and switches OFF when crossing this threshold including hysteresis again. The bit **[BST_ACT](#page-113-1)** on **[SMPS_STAT](#page-113-0)** register indicates that the Boost has been activated.

The Boost output voltage can be changed only if **[BOOST_EN](#page-91-0)** is set to 0. In case that the boost output voltage configuration changes with **[BOOST_EN](#page-91-0)** set to 1, the **[SPI_FAIL](#page-106-0)** bit is set and the command is ignored.

[Figure 11](#page-30-1) shows the typical timing for enabling the Boost converter.

Figure 11 Boost converter activation

DC/DC Regulator

The Boost regulator works in PWM Mode with fixed frequency (f_{BST} f_{BST} f_{BST}) and a tolerance of $\pm 3\%$. If the Boost is enabled in Stop Mode, the quiescent current in the SBC is increased [\(P_4.4.31](#page-15-9)).

6.1.2.1 Boost Regulator Status register

The register **[SMPS_STAT](#page-113-0)** contains information about the open or short conditions on Boost pins including loss of GND detection. No SBC mode or configuration is triggered if one bit is set on the **[SMPS_STAT](#page-113-0)** register.

6.1.2.2 External Components

The Boost converter requires a number of external components such as the following: input buffer capacitor on the battery voltage, inductor, freewheeling diode and filter capacitors.

For recommend external components and corresponding values, refer to **[Chapter 14.1](#page-118-2)**.

DC/DC Regulator

6.2 Power Scenarios

The chapter describes the features and performance of the Buck regulator according to SBC modes. The Boost module works only in SBC Normal or Stop Mode using PWM modulation (refer also to **[Chapter 6.1.2](#page-30-0)**).

6.2.1 Buck behavior in SBC Normal Mode

In SBC Normal Mode the Buck works is in PWM mode with fixed switching frequency. All supervision functions for Buck converter are available in SBC Normal Mode and available depending the device configuration (**[Chapter 5.1.1](#page-19-3)**). For additional details on the supervision functions, refer to **[Chapter 12.7](#page-73-2)**, **[Chapter 12.8](#page-73-3)**, **[Chapter 12.9](#page-74-3)** and **[Chapter 12.11](#page-74-4)**.

6.2.2 Buck behavior in SBC Stop Mode

The SBC Stop Mode operation is intended to reduce the total amount of quiescent current while still providing output voltage. In order to achieve this, the Buck regulator changes the modulation from PWM (Pulse Width Modulation) to PFM (Pulse Frequency Modulation) when entering SBC Stop Mode.

In SBC Stop Mode, the Buck modulation can change as follow:

- Buck module always in PFM modulation (default setting).
- ï Automatically change from PFM to PWM (setting **[PWM_AUTO](#page-91-5)**).
- Modulation is controlled by the WK pin (setting **[PWM_BY_WK](#page-91-4)).**

If the **[PWM_BY_WK](#page-91-4)** and **[PWM_AUTO](#page-91-5)** are set at the same time, the **[PWM_AUTO](#page-91-5)** has highest priority and PWM automatic transition will be used.

If **[PWM_BY_WK](#page-91-4)** and **[PWM_AUTO](#page-91-5)** are at the same time set to 0, the buck module remains in PFM in SBC Stop Mode.

If in SBC Stop Mode the Buck modulation is PWM, the buck output voltage tolerance and output current capability are like SBC Normal Mode [\(P_6.5.13](#page-34-3) and [P_6.5.46](#page-34-4)).

6.2.2.1 Automatic Transition from PFM to PWM in SBC Stop Mode

If more current is needed, an automatic transition from PFM to PWM mode is implemented. When the Buck regulator output current exceeds the **I_{[PFM-PWM,TH](#page-34-5)}** threshold, the Buck module changes the modulation to PWM and an INTN event is generated. In addition, the **[PFM_PWM](#page-108-1)** bit on **[WK_STAT_0](#page-108-0)** is set.

In order to set the Buck modulation again in PFM mode, a SBC Stop Mode command has to be write to **[M_S_CTRL](#page-90-1)** register. This command has to be sent when the required Buck output current is below the **I**_{PFM}. **PWM.TH** threshold.

By default, the feature is disable. To enable the automatic transition from PFM to PWM, the **[PWM_AUTO](#page-91-5)** bit in **[HW_CTRL_0](#page-91-2)** has to be set before entering SBC Stop Mode.

When entering SBC Stop Mode, the automatic transition from PFM to PWM mode is activated after the transition time (**t[lag](#page-34-6)**), during which the Buck regulator loop changes the modulation technique. **[Figure 12](#page-33-4)** shows the timing transition from SBC Normal to Stop Mode.

The transition time **t[lag](#page-34-6)** is always implemented in case of transition from PWM to PFM modulation.

DC/DC Regulator

Figure 12 Transition from SBC Normal to SBC Stop Mode

The **t[lag](#page-34-6)** can be configured via SPI using the **[PWM_TLAG](#page-91-6)** in **[HW_CTRL_0](#page-91-2)** register.

The automatic transition from PFM to PWM can be disabled by setting the **[PWM_AUTO](#page-91-5)** to 0 in the **[HW_CTRL_0](#page-91-2)** register.

6.2.2.2 Manual Transition from PFM to PWM in SBC Stop Mode

The PFM to PWM transition can also be controlled by the microcontroller or an external signal by using the WK pin as a trigger signal in SBC Stop Mode.

When the **[PWM_BY_WK](#page-91-4)** bit is set to 1, the Buck regulator can be switched from PFM to PWM using the WK pin.

A LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode. In this configuration, the transition time **t[lag](#page-34-6)** is not taken into account because a defined signal from microcontroller or external source is expected.

6.2.2.3 SBC Stop to Normal Mode transition

The microcontroller sends an SPI command to switch from SBC Stop Mode to SBC Normal Mode. In this transition, the Buck regulator changes the modulation from PFM to PWM.

Once the SPI command for the SBC Normal Mode transition is received, the Buck output current is able to rise above the specified maximum Stop Mode current (**I_{[PFM-PWM,TH](#page-34-5)}**).

If the transition from SBC Stop Mode to SBC Normal Mode is carried out when the Boost is enabled and operating, it will continue to operate without any changes.

6.2.3 Buck behavior in SBC Sleep or Fail Safe Mode

In SBC Sleep or Fail Safe Mode, the Buck and Boost converter are off and not operating. The lowest quiescent current is achievable.

6.2.3.1 SBC Sleep/Fail Safe Mode to SBC Normal Mode transition

In case of a wake-up event from WK pin or transceivers, the SBC will be set to SBC Restart Mode and as soon as the reset is released, into SBC Normal Mode.

In SBC Restart Mode, the Buck regulator is activated and ramping-up. The Boost regulator is activated and ramping-up again (in case the V_s is below the selected threshold) in according the configuration selected in SBC Normal Mode. As soon as the Buck output voltage exceeds the reset threshold, the RSTN pin is released.

6.3 Electrical Characteristics

Table 10 Electrical Characteristics

 T_j = -40°C to +150°C; V_s = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

DC/DC Regulator

Table 10 **Electrical Characteristics** (cont'd)

 T_j = -40°C to +150°C; V_s = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

1) Not subject to production test, specified by design.

2) Values verified in characterization with Boost converter external components specified in **[Chapter 14.1](#page-118-2)**. No subject to production test; specified by design. Refer to **[Figure 14](#page-36-1)** for additional information.

DC/DC Regulator

Figure 13 Maximum DCDC Buck current capability versus V_s

Figure 14 Maximum DCDC Boost current capability versus V_{SUP}

Note: [Figure 14](#page-36-1) is based on simulation results (specified by design), with Boost converter external components specified in [Chapter 14.1](#page-118-0).

7 External Voltage Regulator

7.1 Block Description

Figure 15 Functional Block Diagram

Functional Features

- Low-drop voltage regulator with external PNP transistor (up to 400 mA with 470 mΩ shunt resistor).
- Four high voltage pins are used: VEXTIN, VEXTB, VEXTSH, VEXTREF.
- Dedicated supply input VEXTIN to supply from *V*_S or from VCC1 (Buck regulator output voltage) depending on the application.
- Configurable output voltages via SPI: 5.0 V, 3.3 V (default), 1.8 V and 1.2 V.
- \cdot ≥ 4.7 µF ceramic capacitor at output voltage for stability, with ESR < 150 mΩ @ f = 10 kHz to achieve the voltage regulator control loop stability based on the safe phase margin (bode diagram).
- Overcurrent limitation can be configured with external shunt resistor.

7.2 General Description

The external voltage regulator is used as an independent voltage regulator. The **[VEXT_VCFG](#page-99-1)** in **[HW_CTRL_1](#page-99-0)** register set the VEXT output voltage. The **[VEXT_ON](#page-90-0)** in the **[M_S_CTRL](#page-90-1)** register in SBC Normal Mode activates the VEXT voltage regulator.

The regulator will act in the respective SBC Mode as described in **[Table 11](#page-38-0)**.

The maximum current **I**_{EXT} max is defined by the shunt used. To protect the VEXT against overtemperature condition, the base driver has a dedicate temperature sensor. For detailed temperature protection features, refer to **[Chapter 12.11](#page-74-0)**.

The status of VEXT is reported in the **[SUP_STAT_1](#page-103-0)** register (for detailed protection features refer to **[Chapter 12.10](#page-74-1)**).

Table 11 External Voltage Regulator State by SBC Mode

- *Note: The configuration of the VEXT voltage regulator behavior must be implemented immediately when the SBC Normal Mode is reached after power-up of the device. As soon as the bit [VEXT_ON](#page-90-0) is set for the first time, the configuration for VEXT cannot be changed anymore. The configuration cannot be changed as long as the device is supplied.*
- *Note: If the VEXT output voltage is supplying external off-board loads, the application must consider the series resonance circuit built by cable inductance and decoupling capacitor at load. Sufficient damping must be provided(e.g. series resistor with capacitor directly at device or 100 Ω Resistor between PNP collector and VEXTREF with 10 µF cap on collector (see [Figure 16](#page-39-0)).*

7.2.1 Functional Description

This regulator offers with VEXT a second supply which could be used as off-board supply e.g. for sensors due to the integrated HV pins VEXTB, VEXTSH, VEXTREF.

External Voltage Regulator

Figure 16 VEXT Hardware Setup

VEXT can be switched ON or OFF but the output voltage configuration cannot no longer be changed once activated.

An overcurrent detection function is realized with the external shunt (see **[Chapter 7.4](#page-40-1)** for calculating the desired shunt value) and output current shunt voltage threshold (**V[shunt_threshold](#page-41-0)**). When this threshold is reached, IEXT is limited and only the overcurrent detection bit **[VEXT_OC](#page-103-1)** is set (no other reactions). This bit can be cleared via SPI once the overcurrent condition is no longer present. If the overcurrent detection feature is not needed, connect the VEXTSH pin to VEXT supply (VEXTIN pin).

If the VEXT is enabled, an undervoltage event is signaled with the bit **[VREG_UV](#page-103-2)** in the **[SUP_STAT_0](#page-104-0)** register.

7.3 External Components

The characterization is done with the BCP52-16 from Infineon (I_{EXT} < 200 mA) and with MJD253 from ON Semi.Other PNP transistors can be used. The functionality must be checked in the application. **[Figure 16](#page-39-0)** shows the hardware set up used.

Note: The SBC is not able to ensure a thermal protection of the external PNP transistor. The power handling capabilities for the application must therefore be chosen according to the selected PNP device and according to the PCB layout and the properties of the application to prevent thermal damage.

Table 13 Bill of Materials for VEXT with MJD-253

7.4 Calculation of R_{SHUNT}

The maximum current $I_{\text{EXT_max}}$ where the overcurrent detection bit is set (**[VEXT_OC](#page-103-1)** = 1 on the **[SUP_STAT_1](#page-103-0)** register), is determined by the shunt resistor R_{SHUNT} and the Output Current Shunt Voltage Threshold (**V[shunt_threshold](#page-41-0)**).

The resistor can be calculated as following:

$$
R_{SHUNT} = \frac{V_{shunt_threshold}}{I_{EXT_max}}
$$
(7.1)

7.5 Unused Pins

In case the VEXT is not used in the application, connect the unused pins of VEXT as followed:

- Connect VEXTSH, VEXTIN to *V*_S or leave open.
- Leave VEXTB open.
- Leave VEXTREF open.
- Keep VEXT disabled.

7.6 Electrical Characteristics

Table 14 Electrical Characteristics

 V_S = 5.5 V to 28 V; T_j = -40°C to +150°C; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Table 14 Electrical Characteristics (cont'd)

 $V_{\rm S}$ = 5.5 V to 28 V; $T_{\rm j}$ = -40°C to +150°C; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

1) Threshold at which the current limitation starts to operate.

2) Not subject to production test, specified by design.

3) Tolerance includes load regulation and line regulation.

High Speed CAN Transceiver

8 High Speed CAN Transceiver

8.1 Block Description

Figure 17 Functional Block Diagram

8.2 Functional Description

The Controller Area Network (CAN) transceiver part of the SBC provides high-speed (HS) differential mode data transmission (up to 5 Mb) and reception in automotive and industrial applications. It works as an interface between the CAN protocol controller and the physical bus lines compatible with ISO 11898-2, 11898- 5 as well as SAE J2284.

The CAN transceiver offers low power modes to reduce current consumption. This supports networks with partially powered down nodes. To support software diagnostic functions, a CAN Receive-only Mode is implemented.

It is designed to provide excellent passive behavior when the transceiver is switched off (mixed networks, clamp15/30 applications).

A wake-up from the CAN wake capable mode is possible via a message on the bus. Thus, the microcontroller can be powered down or idled and will be woken up by the CAN bus activities.

The CAN transceiver is designed to withstand the severe conditions of automotive applications and to support 12 V applications.

The different transceiver modes can be controlled via the SPI CANx bits.

[Figure 18](#page-44-0) shows the possible transceiver mode transitions when changing the SBC mode.

High Speed CAN Transceiver

Figure 18 CAN Mode Control Diagram

CAN FD Support

CAN FD stands for 'CAN with Flexible Data Rate'. It is based on the well established CAN protocol as specified in ISO 11898-1. CAN FD still uses the CAN bus arbitration method. The benefit is that the bit rate can be increased by switching to a shorter bit time at the end of the arbitration process and then returning to the longer bit time at the CRC delimiter before the receivers transmit their acknowledge bits. See also **[Figure 19](#page-44-1)**. In addition, the effective data rate is increased by allowing longer data fields. CAN FD allows the transmission of up to 64 data bytes compared to the 8 data bytes from the standard CAN.

Figure 19 Bit Rate Increase with CAN FD vs. Standard CAN

CAN FD has to be supported by both the physical layer and the CAN controller. If the CAN controller cannot support CAN FD, then the respective CAN node must at least tolerate CAN FD communication. This CAN FD tolerant mode is implemented in the physical layer.

High Speed CAN Transceiver

8.2.1 CAN OFF Mode

The CAN OFF Mode is the default mode after power-up of the SBC. It is available in all SBC Modes and is intended to completely stop CAN activities or when CAN communication is not needed. The CANH/L bus interface acts as a high impedance input with a very small leakage current. In CAN OFF Mode, a wake-up event on the bus will be ignored.

8.2.2 CAN Normal Mode

The CAN Transceiver is enabled via SPI in SBC Normal Mode. CAN Normal Mode is designed for normal data transmission/reception within the HS-CAN network. The mode is only available in SBC Normal Mode or SBC Init Mode if the SBC Development Mode is used. The bus biasing is set to VCAN/2.

Transmission

The signal from the microcontroller is applied to the TXDCANx input of the SBC. The bus driver switches the CANH/L output stages to transfer this input signal to the CAN bus lines.

Enabling sequence

The CAN transceiver requires an enabling time **t_{[CAN,EN](#page-50-0)}** before a message can be sent on the bus. This means that the TXDCANx signal can only be pulled LOW after the enabling time. If this is not ensured, then the TXDCANx needs to be set back to HIGH (=recessive) until the enabling time is completed. Only the next dominant bit will be transmitted on the bus. **[Figure 20](#page-45-0)** shows different scenarios and explanations for CAN enabling.

Figure 20 CAN Transceiver Enabling Sequence

Reduced Electromagnetic Emission

To reduce electromagnetic emissions (EME), the bus driver controls CANH/L slopes symmetrically.

The slope control can be disabled using the CAN_x_Flash bits to achieve bite rate higher than 5 Mb.

Reception

Analog CAN bus signals are converted into digital signals at RXDCANx via the differential input receiver.

8.2.3 CAN Receive Only Mode

In CAN Receive Only Mode (RXD only), the driver stage is de-activated but reception is still operational. This mode is available in SBC Normal and Stop Mode. The bus biasing is set to VCAN/2.

High Speed CAN Transceiver

8.2.4 CAN Wake Capable Mode

This mode can be used in SBC Stop, Sleep, Restart and Normal Mode and it is used to monitor bus activities. It is automatically accessed in SBC Fail-Safe Mode. A valid wake-up pattern (WUP) on the bus results in a change of behavior of the SBC, as described in **[Table 15](#page-47-0)**. As a signalization to the microcontroller, the RXDCANx pin is set LOW and will stay LOW until the CANx transceiver is changed to any other mode. After a wake-up event, the transceiver can be switched to CAN Normal Mode for communication using SPI command.

As shown in **[Figure 21](#page-46-0)**, a wake-up pattern is signaled on the bus by two consecutive dominant bus levels for at least **t[Wake1](#page-51-0)** (filter time t > **t[Wake1](#page-51-0)**), each separated by a recessive bus level of less than **t[Wake2](#page-51-1)**.

Figure 21 WUP detection following the definition in ISO 11898-5

Rearming the Transceiver for Wake Capability

After a bus wake-up event, the transceiver is woken. However, the CANx transceiver mode bits will still show wake capable (='01') so that the RXDCAN signal will be pulled low. There are two possibilities how the CAN transceiver's wake capable mode is enabled again after a wake event:

- The CAN transceiver mode must be toggled, i.e. switched from Wake Capable Mode to CAN Normal Mode, CAN Receive Only Mode or CAN Off, before switching to CAN Wake Capable Mode again.
- Rearming is done automatically when the SBC is changed to SBC Stop, Sleep, or SBC Fail-Safe Mode to ensure wake-up capability.

High Speed CAN Transceiver

Note: It is not necessary to clear the CAN wake-up bit CAN_x_WU to become wake capable again. It is sufficient to toggle the CAN mode.

Wake-Up in SBC Stop and Normal Mode

In SBC Stop Mode, if a wake-up is detected, it is always signaled by the INTN output and in the **[WK_STAT_0](#page-108-0)**, **[WK_STAT_2](#page-110-0)** SPI registers. It is also signaled by RXDCANx pulled to low. The same applies for the SBC Normal Mode. The microcontroller should set the device from SBC Stop Mode to SBC Normal Mode; there is no automatic transition to SBC Normal Mode.

For functional safety reasons, the watchdog will be automatically enabled in SBC Stop Mode after a bus wake event in case it was disabled before (if bit **[WD_EN_WK_ BUS](#page-92-0)** was configured to HIGH before).

Wake-Up in SBC Sleep Mode

Wake-up is possible via a CAN message (filter time t > **t_{[Wake1](#page-51-0)}**). The wake-up automatically transfers the SBC into the SBC Restart Mode and from there to Normal Mode the corresponding RXDCANx pin in set to LOW. The microcontroller is able to detect the low signal on RXDCANx and to read the wake source out of the **[WK_STAT_0](#page-108-0)** or **[WK_STAT_2](#page-110-0)** register via SPI. No interrupt is generated when coming out of SBC Sleep Mode. The microcontroller can now for example switch the CAN transceiver into CAN Normal Mode via SPI to start communication.

Table 15 Action due to CAN Bus Wake-Up

8.2.5 TXD Time-out Feature

If the TXDCANx signal is dominant for a time $t > t_{TXD}$ CAN TO_o, in CAN Normal Mode, the TXD time-out function deactivates the transmission of the signal at the bus. This is implemented to prevent the bus from being blocked permanently due to an error. The transmitter is disabled and the transceiver is switched to Receive Only Mode. The failure is stored in the SPI flag CAN_x_FAIL. The CAN transmitter stage is activated again after the dominant time-out condition is removed and the transceiver is automatically switched back to CAN Normal Mode.The transceiver configuration stays unchanged.

8.2.6 Bus Dominant Clamping

If the HS-CAN bus signal is dominant for a time $t > t_{\text{BUS_CAN_TO}}$, regardless of the CAN transceiver mode a bus dominant clamping is detected and the SPI bit CAN_x_FAIL is set. The transceiver configuration stays unchanged.

8.2.7 Undervoltage Detection

The voltage at the CAN supply pin is monitored in CAN Normal Mode and CAN Receiver Only Mode . In case of VCAN undervoltage, the bit **[VCAN_UV](#page-107-0)** is set and the SBC disables the transmitter stage. If the undervoltage condition is not present anymore (VCAN > $V_{can_uv,f}$), the transceiver is automatically switched back to CAN Normal Mode. The transceiver configuration stays unchanged.

High Speed CAN Transceiver

8.3 Electrical Characteristics

Table 16 Electrical Characteristics

High Speed CAN Transceiver

Table 16 Electrical Characteristics (cont'd)

High Speed CAN Transceiver

Table 16 Electrical Characteristics (cont'd)

High Speed CAN Transceiver

Table 16 **Electrical Characteristics** (cont'd)

High Speed CAN Transceiver

Table 16 Electrical Characteristics (cont'd)

High Speed CAN Transceiver

Table 16 Electrical Characteristics (cont'd)

*V*_S = 5.5 V to 28 V; *T*_j = -40°C to +150°C; 4.75 V < *V*_{CAN} < 5.25 V; *R*_L = 60 Ω; CAN Normal Mode; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

1) Not subject to production test, specified by design.

2) Not subject to production test, specified by design, S2P - Method; *f* = 10 MHz.

3) R_{test} between $V_{\text{S}}/V_{\text{CAN}}$ and 0 V (GND).

4) V_{[SYM](#page-51-2)} shall be observed during dominant and recessive state and also during the transition from dominant to recessive and vice versa while TxD is simulated by a square signal (50% duty cycle) a frequency of 1 MHz.

5) Wake-up is signalized via INTN pin activation in SBC Stop Mode and via VCC1 ramping up with wake from SBC Sleep Mode.

6) Time starts with end of last dominant phase of WUP.

7) $\Delta t_{\text{Rec}} = t_{\text{bit(RXD)}} - t_{\text{bit(BUS)}}$ $\Delta t_{\text{Rec}} = t_{\text{bit(RXD)}} - t_{\text{bit(BUS)}}$

8) Not subject to production test, tolerance defined by internal oscillator tolerance.

High Speed CAN Transceiver

Figure 22 Timing Diagrams for Dynamic Characteristics

Figure 23 From ISO 11898-2: t_{Loop} , $t_{\text{Bit(TXD)}}$, $t_{\text{Bit(RXD)}}$ Definition

Wake Input

9 Wake Input

9.1 Features

Figure 24 Wake Input Block Diagram

Features

- One HIGH-voltage inputs with **V_{[WKth](#page-58-0)}** threshold voltage.
- Wake-up capability for power saving modes.
- Switch feature for DC/DC Mode (PFM/PWM) in SBC Stop Mode.
- Sensitive for level changes LOW to HIGH and HIGH to LOW.
- Pull-up and Pull-down current, selectable via SPI.
- In SBC Normal and Stop Mode, the WK pin level can be read via SPI.

9.2 Functional Description

The SBC can wake up following a voltage level change at the wake input. The WK input pin is sensitive to level changes. This means that both transitions, HIGH to LOW and LOW to HIGH, result in SBC signalling (see also **[Figure 25](#page-56-0)**). The signal is created in one of the following ways:

- By triggering the interrupt in SBC Normal and SBC Stop Mode.
- By waking up the device in SBC Sleep and SBC Fail-Safe Mode.

Wake Input

Figure 25 Wake Input Threshold Levels and Hysteresis

The wake-up capability, using WK pin, can be enabled or disabled via SPI command.

When the WK is enabled (**[WK_EN](#page-95-0)** set to 1 on **[WK_CTRL_1](#page-95-1)** register), the device wakes up from Sleep Mode with a HIGH to LOW or LOW to HIGH transition on the WK pin. In SBC Stop and Normal Mode, an Interrupt will be generated after **t_{[FWK](#page-58-1)}** (filter time). In SBC Fail-Safe Mode, the WK is automatically selected as wake-up source and the device will always go to SBC Restart Mode with a HIGH to LOW or LOW to HIGH transition. The wake source for WK pin can be read in the register **[WK_STAT_0](#page-108-0)** at the bit **[WK_WU](#page-108-1)**.The state of the WK pin (LOW or HIGH) can always be read in SBC Normal and Stop Mode at the bit **[WK](#page-109-0)** on register **[WK_LVL_STAT](#page-109-1)**.

The WK pin can also be configured as a selection pin for PFM / PWM mode in SBC Stop Mode using the bit **[PWM_BY_WK](#page-91-0)** of register **[HW_CTRL_0](#page-91-1)**. In this case a LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode maintaining the SBC in SBC Stop Mode. The filter time is not taken into account because a defined signal is expected (refer to **[Chapter 6.2.2.2](#page-33-0)**).

In case that the **[PWM_BY_WK](#page-91-0)** is used, it is still possible to use the WK pin to wake-up from SBC Sleep Mode to SBC Normal Mode.

[Figure 26](#page-56-1) shows a typical wake-up timing:

Figure 26 Wake-up Filter Timing for Static Sense

9.2.1 Wake Input Configuration

To ensure a defined and stable voltage level at the internal comparator input, it is possible to configure an integrated current source via the SPI register **[WK_PUPD_CTRL](#page-96-0)**.

[Table 17](#page-57-0) shows the possible pull-up and pull-down current configuration.

Wake Input

Table 17 Pull-Up / Pull-Down Resistor

Note: If there is no pull-up or pull-down configured on the WK input, then the respective input should be tied to GND or V^S on board to avoid unintended floating and waking of the pin.

Figure 27 Illustration for Pull-Up / Down Current Sources with Automatic Switching Configuration

Wake Input

9.3 Electrical Characteristics

Table 18 Electrical Characteristics

 T_j = -40°C to +150°C T_j = -40°C to +150°C; V_s = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

1) With pull-up, pull down current disabled.

2) Not subject to production test; specified by design.

Interrupt Function

10 Interrupt Function

10.1 Block and Functional Description

Figure 28 Interrupt Block Diagram

The interrupt is used to signal wake-up events in real time to the microcontroller. The interrupt block is designed as a push/pull output stage as shown in **[Figure 28](#page-59-0)**. An interrupt is triggered and the INTN pin is pulled low (active low) for t_{INTN} t_{INTN} t_{INTN} in SBC Normal and Stop Mode and it is released again once t_{INTN} is expired. The minimum HIGH-time of INTN between two consecutive interrupts is t_{[INTD](#page-61-1)}. An interrupt does not automatically cause a SBC mode change.

The following wake-up events will be signalized via INTN:

- ï All wake-up events stored in the wake status SPI register **[WK_STAT_0](#page-108-0)** and **[WK_STAT_2](#page-110-0)**.
- If the bit CANTO_x is set and if it was not masked out.
- The VBAT (at pin VBSENSE) monitoring threshold is triggered.
- An interrupt is only triggered if the respective function is also enabled as a wake source.
- Automatic transition from PFM to PWM mode in SBC Stop Mode.

The register **[WK_LVL_STAT](#page-109-1)** is not generating interrupt events.

In addition to this behavior, an INTN will be triggered when the SBC is sent to SBC Stop Mode and not all bits were cleared in the **[WK_STAT_0](#page-108-0)** and **[WK_STAT_2](#page-110-0)**registers.

The SPI status registers are updated at every falling edge of the INTN pulse. All interrupt events are stored in the respective register (except the register **[WK_LVL_STAT](#page-109-1)**) until the register is read and cleared via an SPI command. The interrupt behavior is shown in **[Figure 29](#page-60-0)**.

Interrupt Function

Interrupt Function

10.2 Electrical Characteristics

Table 19 Interrupt Output

*V*_S = 6 V to 28 V; *T*_j = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

1) Not subject to production test; specified by design.

Fail Output

11 Fail Output

11.1 Functional Description

Figure 30 Fail Output Block Diagram

The Fail Output consists of a failure logic block and one LOW-side switch. In case of a failure, the FO output is activated and the SPI bit **[FO_ON_STATE](#page-106-0)**, in the register **[DEV_STAT](#page-106-1)**, is set.

The Failure Output is activated due to the following failure conditions.

Failure Conditions

- After one or two Watchdog Trigger failures depending on the configuration.
- Thermal Shutdown **[TSD2](#page-105-0)**.
- VIO short to GND.
- VIO overvoltage in case that **[VIO_OV_RST](#page-90-2)** bit is set.
- After four consecutive VIO undervoltage detection.

Configurations

Four different configurations can be selected. The selection is done using the pin INTN and the SPI bit **[CFG2](#page-91-2)**.

Table 20 Reasons for Fail

Fail Output

Table 20 Reasons for Fail (cont'd)

In order to deactivate the Fail Output, the failure conditions (e.g. TSD2) must not be present anymore and the bit **[FO_ON_STATE](#page-106-0)** needs to be cleared via SPI command.

In case of Watchdog fail, the deactivation of the Fail Output is only allowed after a successful WD trigger, i.e. the **[FO_ON_STATE](#page-106-0)** bit must be cleared.

Note: The Fail Output pin is triggered for any of the above described failure and not only for failures leading to the SBC Fail-Safe Mode.

Fail Output

11.2 Electrical Characteristics

Table 21 Interrupt Output

*V*_S = 6 V to 28 V; *T*_j = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

1) Not subject to production test; specified by design.

12 Supervision Functions

12.1 Reset Function

Figure 31 Reset Block Diagram

12.1.1 Reset Output Description

The reset output pin RSTN provides a reset information to the microcontroller, e.g. when the VIO voltage falls below the undervoltage threshold V_{RT1/2/3/4}. In case of a reset event due to an undervoltage on V_{IO}, the reset output RSTN is pulled to LOW after the filter time t_{[RF](#page-77-0)} and stays LOW as long as the reset event is present plus a reset delay time t_{[RD1](#page-77-1)}. When connecting the SBC to battery voltage, the reset signal remains LOW initially. When the output voltage V_{10} has reached the default reset threshold $V_{RT1,f}$ $V_{RT1,f}$ $V_{RT1,f}$, the reset output RSTN is released to HIGH after the reset delay time t_{RD1} t_{RD1} t_{RD1} . A reset can also occur due to a Watchdog trigger failure. The reset threshold can be adjusted via SPI; the default reset threshold is $V_{RTI,f}$. The RSTN pin has an integrated pull-up resistor. In case reset is triggered, RSTN will pull LOW for V_S ≥ **V_{[POR,f](#page-78-0)}.**

The RSTN trigger timing regarding the VIO undervoltage and watchdog trigger is shown in **[Figure 32](#page-65-0)**.

Figure 32 Reset Timing Diagram

12.1.2 Soft Reset Description

In SBC Normal and Stop Mode, It is also possible to trigger a Soft Reset via an SPI command in order to bring the SBC into a defined state in case of failures. In this case the microcontroller must send an SPI command and set the **[MODE](#page-90-3)** bits to '11' in the **[M_S_CTRL](#page-90-1)** register. As soon as this command becomes valid, the SBC is set back to SBC Init Mode and all SPI registers are set to their default values (see SPI **[Chapter 13.5](#page-88-0)** and **[Chapter 13.6](#page-102-0)**).

As soon as the SBC is in SBC Init Mode due to a software reset, it is possible to change the device configuration according to the FO/Test, INTN pins and **[CFG2](#page-91-2)** bit value. For more information, refer to **[Chapter 5.1.1](#page-19-0)**.

Two different soft reset configurations are possible via the SPI bit **[SOFT_RESET_ RSTN](#page-99-2)**:

- The reset output (RSTN) is triggered when the soft reset is executed (default setting, the same reset delay time **t_{[RD1](#page-77-1)}** applies).
- The reset output (RSTN) is not triggered when the soft reset is executed.

Note: The device must be in SBC Normal Mode or SBC Stop Mode when sending this command. Otherwise, the command will be ignored.

12.2 Watchdog

The watchdog is used to monitor the software execution of the microcontroller and to trigger a reset if the microcontroller stops serving the watchdog due to a lock up in the software.

Two different types of watchdog functions are implemented and can be selected via the bit **[WD_WIN](#page-92-1)** on the **[WD_CTRL](#page-92-2)** register:

- Time-Out Watchdog (default value).
- Window Watchdog.

The respective watchdog function can be selected and programmed in SBC Normal Mode. The configuration remains unchanged in SBC Stop Mode.

Refer to **[Table 22](#page-66-0)** to match the SBC Modes with the respective Watchdog Modes.

SBC Mode	Watchdog Mode	Remarks
INIT Mode	Start with Long Open Window	Watchdog starts with Long Open Window after RSTN is released.
Normal Mode	WD Programmable	Window Watchdog, Time-Out watchdog or switched OFF for SBC Stop Mode.
Stop Mode	Watchdog is fixed or OFF	
Sleep Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Restart Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Fail-Safe Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.

Table 22 Watchdog Functionality by SBC Modes

Watchdog timing is programmed via an SPI command. As soon as the Watchdog is programmed, the timer starts with the new setting and the Watchdog must be served.

The Watchdog is triggered by sending a valid SPI command with write access to **[WD_CTRL](#page-92-2)** register. The trigger SPI command is executed when the Chip Select input (CSN) becomes HIGH.

When coming from SBC Init, Restart or in certain cases Stop Mode, the watchdog timer starts with a long open window.

The long open window (t_{1*M*) allows the microcontroller to run its initialization sequences and then to trigger the Watchdog via the SPI.

The watchdog timer period can be selected via the watchdog timing bit field (**[WD_TIMER](#page-92-3)** on **[WD_CTRL](#page-92-2)** register) and it is in the range of 10 ms up to 1000 ms. The timer setting is valid for both watchdog types.

The following Watchdog timer periods are available:

- WD Setting 1: 10 ms
- WD Setting 2: 20 ms
- WD Setting 3: 50 ms
- WD Setting 4: 100 ms
- WD Setting 5: 200 ms (reset value)
- ï WD Setting 6: 500 ms
- WD Setting 7: 1000 ms

In case of a watchdog reset, SBC Restart Mode is started or SBC Fail-Safe Mode is entered according to the configuration and **[WD_FAIL](#page-106-2)** bits are set.

Once the RSTN goes HIGH again, the watchdog immediately starts with a long open window and the SBC enters automatically in SBC Normal Mode.

In SBC Development Mode, no reset is generated due to watchdog failure; the watchdog is OFF.

In case of 3 consecutive resets due to WD fail, it is possible in config 1/3 not to generate additional resets by setting the **[MAX_3_RST](#page-92-4)** bit on **[WD_CTRL](#page-92-2)** register.

12.2.1 Time-Out Watchdog

The time-out watchdog is an easier and less secure watchdog than a window watchdog as the watchdog trigger can become active at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the safe trigger area defined in **[Figure 33](#page-67-0)**.

Supervision Functions

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or SBC Fails-Safe Mode.

12.2.2 Window Watchdog

Compared to the time-out watchdog, the characteristic of the window watchdog is that the watchdog timer period is divided between a closed and an open window. The watchdog must be triggered inside the open window.

A correct watchdog trigger results in starting the window watchdog period by a closed window followed by an open window.

The watchdog timer period is at the same time the typical trigger time and defines the middle of the open window.

Taking the oscillator tolerances into account leads to a safe trigger area of:

 t_{WD} × 0.72 < safe trigger area < t_{WD} × 1.20.

The typical closed window is defined to a width of 60% of the selected window watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the timings as defined in **[Figure 34](#page-68-0)**.

A correct Watchdog service immediately results in starting the next closed window.

Should the trigger signal meet the closed window or should the watchdog timer period elapse, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or Fail-Safe Mode.

Figure 34 Window Watchdog Definitions

12.2.3 Checksum

A checksum bit is part of the SPI command to trigger the watchdog and to set the watchdog setting. The sum of the 8 bits in the register **[WD_CTRL](#page-92-2)** needs to be even. This is realized by either setting the bit **[CHECKSUM](#page-92-5)** to ì0î or ì1î. If the checksum is wrong, the SPI command is ignored (watchdog not triggered, settings not changed) and the bit **[SPI_FAIL](#page-106-3)** is set.

The checksum is calculated by taking all 8 data bits into account.

(12.1)

$$
CHKSUM = Bit15 \oplus ... \oplus Bit8
$$

12.2.4 Watchdog during Stop Mode

The watchdog can be disabled via SPI in Stop Mode.

For safety reasons, there is a special sequence to be ensured in order to disable the watchdog as described in **[Figure 35](#page-69-0)**. Two dedicated SPI bits (**[WD_STM_EN_0](#page-92-6)** and **[WD_STM_EN_1](#page-94-0)**) in the registers **[WD_CTRL](#page-92-2)** and **[WK_CTRL_0](#page-94-1)**.

If this sequence is not fulfilled, then the bit **[WD_STM_EN_1](#page-94-0)** will be cleared and the sequence has to be started again. As soon as the SBC is set to SBC Normal Mode, then the bits **[WD_STM_EN_1](#page-94-0)** and **[WD_STM_EN_0](#page-92-6)** are cleared and this sequence must be followed again to switch OFF the watchdog.

The watchdog can be enabled by triggering the watchdog in SBC Stop Mode or by switching back to SBC Normal Mode via SPI. In both cases, the watchdog will start with a long open window and the bits **[WD_STM_EN_1](#page-94-0)** and **[WD_STM_EN_0](#page-92-6)** are cleared. After the long open window, the watchdog has to be served as configured in the **[WD_CTRL](#page-92-2)** register.

Figure 35 Watchdog Disabling Sequence

Note: The bit **[WD_STM_EN_0](#page-92-6)** will be cleared automatically when the sequence is started and it was "1" *before.*

12.2.4.1 Watchdog Start in SBC Stop Mode due to BUS Wake

In SBC Stop Mode the watchdog can be disabled. In addition a feature can be enabled to start the watchdog with any BUS wake during Stop Mode. The feature is enabled by setting the bit **[WD_EN_WK_ BUS](#page-92-0)**. The bit can only be changed in SBC Normal Mode and needs to be programmed before entering SBC Stop Mode: it is not reset by the SBC. The sequence described in **[Chapter 12.2.4](#page-69-1)** needs to be followed to disable the WD.

With the function enabled, the watchdog will start again with any wake on CANx. The wake on CANx will generate an interrupt and the RXDCANx is pulled to low. The watchdog starts a with long open window. The watchdog can be triggered in SBC Stop Mode or the SBC can be switched to SBC Normal Mode. To disable the watchdog again, the SBC needs to be switched to Normal Mode and the sequence needs to be sent again.

The sequence is shown in **[Figure 36](#page-70-0)**.

Figure 36 Watchdog Disabling Sequence (with wake via BUS)

12.3 *V_S* **Power ON Reset**

When powering up, the device detects the $V_{\sf S}$ Power ON Reset when $V_{\sf S}$ > ${\sf V_{p0R,f}}$ and the **[POR](#page-104-1)** is set to indicate that all SPI registers are set to POR default setting. The Buck regulator starts up. The RSTN output is kept LOW and is only released when VIO has exceeded $V_{RT1,r}$ $V_{RT1,r}$ $V_{RT1,r}$ and after t_{RD1} t_{RD1} t_{RD1} has elapsed.

If *V_S<V*_{[POR,f](#page-78-0)}, an internal reset is generated and the SBC is switched OFF. The SBC will restart in SBC INIT Mode when V_S>**V_{[POR,r](#page-77-3)} rising. Timing behavior is shown in [Figure 37](#page-71-0)**.

ineon

Supervision Functions

Figure 37 Ramp up / down example of Supply Voltage

12.4 Measurement Interface

The measurement interface is sensing the voltage on WK and VBSENSE pin, converting to digital using a 8 bit SAR high input voltage analog to digital converter and store the value in **[ADC_STAT](#page-114-0)**.

The input selection (between WK pin or VBSENSE pin) is made by **[ADC_SEL](#page-99-3)** bit on **[HW_CTRL_1](#page-99-0)** register.

The feature is available only in SBC Normal Mode. In SBC Stop, Sleep and Fail Safe Mode, the feature is automatically disabled to reduce current consumption. **[Figure 38](#page-71-1)** shows the block diagram.

Figure 38 Measure Interface: basic concept implementation.

12.5 Fast Battery Voltage Monitoring

A battery monitoring feature is implemented in the TLE9278BQX V33 in order to provide a fast signalization path to the microcontroller in case of low battery voltage condition.

The block diagram is shown in **[Figure 39](#page-72-0)**. The functionality is as follows:

- The battery voltage is monitored on the dedicated pin VBSENSE (see also the application diagram in **[Chapter 14.1](#page-118-0)**).
- If the voltage falls below the selected threshold, an interrupt is triggered at the INTN pin and the bit **[VBAT_UV_ LATCH](#page-110-0)** in the register **[WK_STAT_2](#page-110-1)** is set.
- The bit can be cleared via an SPI if the voltage is above the thresholds again.
- The bit **VBAT_UV_STATE** in the register **[WK_LVL_STAT](#page-109-1)** is showing the actual level of the comparator output, i.e. if the battery voltage is below or above the selected monitoring threshold.
- ï The monitoring threshold can be selected via SPI bit with **[VBSENSE_CFG](#page-94-0)** in the **[WK_CTRL_0](#page-94-1)** register. The feature can be enable in SBC Normal, Stop and Restart Mode using **[VBSENSE_EN](#page-94-2)** bit on the **[WK_CTRL_0](#page-94-1)** register. Four thresholds are available: $V_{BSENSE0,f}$ $V_{BSENSE0,f}$ $V_{BSENSE0,f}$... V_{[BSENSE3,f](#page-78-1)}.

Figure 39 Fast Battery Voltage Monitoring Block Diagram

12.6 VBSENSE Boost deactivation

In case of low battery voltage conditions, where the Boost module can operate out of nominal functional range, it is possible to disable the boost and supply the VS pin only with the output boost capacitor.

The **BST_VB_UV_OFF** bit enable this feature.

As soon as the battery voltage is crossing the **[Boost](#page-78-3)_{oFF,th}** threshold, the boost is disabled and **[VB_UV_BST](#page-103-0)** is set.

The [Boost](#page-78-4) is automatically enabled when the VBSENSE is crossing **Boost**_{ON,th} threshold.

The **[VB_UV_BST](#page-103-0)** bit has to be cleared manually.

12.7 VIO Undervoltage and Undervoltage Prewarning

A first-level voltage detection threshold is implemented as a prewarning for microcontroller. The prewarning event is signaled with the bit **[VIO_WARN](#page-103-1)**. No other actions are taken.

As described in **[Chapter 12.1](#page-65-0)** and shown in **[Figure 40](#page-73-0)**, when the VIO voltage reaches the undervoltage threshold (V_{RTx}), a reset will be triggered (RSTN pulled 'LOW'), the bit **[VIO_UV](#page-104-0)** is set and the SBC will enter SBC Restart Mode.

Note: The [VIO_WARN](#page-103-1) and [VIO_UV](#page-104-0) bits are not set in SBC Sleep Mode as VIO = 0 V in this case.

Figure 40 VIO Undervoltage Timing Diagram

An additional safety mechanism is implemented to avoid repetitive VIO undervoltage resets:

- A counter is increased for every consecutive VIO undervoltage event.
- The counter is active in SBC Init, Normal and Stop Mode and as V_S > $\bm{V_{S,UV}}$ $\bm{V_{S,UV}}$ $\bm{V_{S,UV}}$.
- A 4th consecutive VIO undervoltage events will lead to SBC Fail-Safe Mode entry and to setting the bit **[VIO_UV_FS](#page-104-1)**.
- The counter is cleared when:
	- SBC Fail-Safe Mode is entered.
	- The bit **VIO** UV is cleared.
	- A Soft Reset is triggered.

Note: It is recommended to clear the [VIO_UV](#page-104-0) bit once it was set and detected.

12.8 VIO Overvoltage

For fail safe reasons, a configurable VIO overvoltage detection feature is implemented.

In case the V_{[IO,OV,r](#page-76-0)} threshold is crossed, the SBC triggers following measures depending on the configuration:

- The bit **[VIO_OV](#page-103-2)** is always set.
- If the bit **[VIO_OV_RST](#page-90-0)** is set in config 1/3, then SBC Restart Mode is entered. The FO output is activated. After the reset delay time (t_{R01}), the SBC Restart Mode is exited and SBC Normal Mode is resumed even if the VIO overvoltage event is still present (see also **[Figure 41](#page-74-0)**). The **[VIO_OV_RST](#page-90-0)** bit is cleared automatically.
- If the bit **[VIO_OV_RST](#page-90-0)** is set in config 2/4, then SBC Fail-Safe Mode is entered and FO output is activated.

If the **[VIO_OV_RST](#page-90-0)** bit is not set, one overvoltage event on VIO pin will set the **[VIO_OV](#page-103-2)** bit but no reset is generated and FO remains OFF. The SBC doesn't change the SBC mode.

Figure 41 VIO Overvoltage Timing Diagram

12.9 VIO Short Circuit

The following protection feature is implemented for VIO:

When VIO stays below the undervoltage threshold VRTx for more than t_{vio.sc}, the SBC enters SBC Fail-Safe Mode and turns off VCC1. This feature is available only if V_s > ${\bf V_{s,uv}}$. In addition the SPI status bit **[VIO_SC](#page-104-2)** is set. The SBC can exited SBC Fail Safe Mode via a wake-up event on CANx and/or WK pin.

12.10 VEXT Undervoltage

Following protection feature is implemented for VEXT:

If VEXT drops below the **V**_{EXT, UV} threshold, the SPI bit **[VREG_UV](#page-103-3)** is set and can only be cleared via SPI.

Note: The [VREG_UV](#page-103-3) flag is not set during turn-on or turn-off of VEXT.

12.11 Thermal Protection

The thermal protection mechanism is designed in such a way that the individual modules (VCC1, CANx, Boost and VEXT) can remain active on as long as possible in case of high temperature. The following thermal protection features are available and signaled via SPI:

- **Thermal Prewarning T_{iPW}**
- Overtemperature Protection:
	- ñ Overtemperature shut down with 2 levels of priority (**[TSD1](#page-105-0)** for peripherals and **[TSD2](#page-105-1)** for microcontroller supply).
	- The **[TSD1](#page-105-0)** status bit is a combination of CANx, Boost and VEXT thermal shutdown.
	- The **[TSD2](#page-105-1)** status bit is related to VCC1.
	- $-$ If the VEXT base driver sensor detected that T_{irspl} has been reached, it is switched OFF as an initial protection measure. The control bits (**[VEXT_ON](#page-90-1)** bits on **[M_S_CTRL](#page-90-2)** register) are reset and the bits **[VEXT_OT](#page-103-4)** and **[TSD1](#page-105-0)** are set. The other output stages are not affected if their T_{irSD1} threshold is not reached. When the overtemperature event is not present anymore, the VEXT must be switched ON by setting the **[VEXT_ON](#page-90-1)** bit.

TLE9278BQX V33 Multi-CAN Power+ System Basis Chip

Supervision Functions

- $-$ If one of the CANx output stages reaches the T _{iTSD1} temperature threshold, then the transmitter is switched OFF individually as first-level protection measure. The respective control bits are not reset and the **[TSD1](#page-105-0)** and CAN_x FAIL bits are set. The CANx drivers are automatically switched on again when the overtemperature condition is no longer present. The user has to reset the **[BUS_STAT_0](#page-107-0)** and **[BUS_STAT_2](#page-111-0)** registers via SPI.
- If VCC1 reaches the $T_{\overline{I}TSD2}$ temperature threshold, the SBC is sent to SBC Fail-Safe Mode. The SBC stays in SBC Fail-Safe Mode for at least t_{TSD2} t_{TSD2} t_{TSD2} (typ.1s) after the **TSD2** event is not present anymore. The **[VCC1_OT](#page-105-2)** is set.The default wake sources CANx and WK are enabled together with the Fail Safe output.
- ñ Boost Switched OFF in case of **[TSD1](#page-105-0)** along with the **[BOOST_OT](#page-105-3)** bit. The Boost has to activate again setting the **[BOOST_EN](#page-91-0)** after the thermal shutdown event.
- ñ Once the respective bits (**[TSD1](#page-105-0)**, **[TSD2](#page-105-1)**) are set, they can be cleared via SPI if the condition is not present anymore.

12.11.1 Temperature Prewarning

As a next level of thermal protection a temperature prewarning is implemented if the main supply VCC1 reaches the thermal prewarning temperature threshold T_{ipw} . Then the status bit [TPW](#page-105-4) is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. The thermal prewarning is only active if the VCC1 is in PWM mode.

12.12 Electrical Characteristics

Table 23 Electrical Specification

*V*_S = 5.5 V to 28 V; *T_j* = −40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Table 23 Electrical Specification (cont'd)

*V*_S = 5.5 V to 28 V; *T_j = −40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current* defined flowing into pin (unless otherwise specified)

Table 23 **Electrical Specification** (cont'd)

*V*_S = 5.5 V to 28 V; *T_j = −40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current* defined flowing into pin (unless otherwise specified)

1) Not subject to production test; specified by design.

- 2) The reset delay time will start when VIO crosses above the selected VRTx threshold.
- 3) This time applies for all failure entries except a device thermal shutdown ([TSD2](#page-78-8) has a 1 s waiting time t_{TSD2}).

13 Serial Peripheral Interface

13.1 SPI Protocol Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK provided by the microcontroller. The output word appears synchronously at the data output SDO (see **[Figure 42](#page-80-0)**).The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (HIGH impedance) at this point, thereby releasing the SDO bus for other use.The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The SPI of the SBC is not daisy-chain capable.

Figure 42 SPI Data Transfer Timing (note the reversed order of LSB and MSB shown in this figure compared to the register description)

13.2 Failure Signalization in the SPI Data Output

When the microcontroller sends a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI commands are either invalid SBC mode commands or commands which are prohibited by the state machine to avoid undesired device or system states (see below). In this case the diagnosis bit ë**[SPI_FAIL](#page-106-0)**í is set and the SPI Write command is ignored (mostly no partial interpretation). This bit can only be reset by actively clearing it via a SPI command.

Invalid SPI Commands leading to [SPI_FAIL](#page-106-0) are listed below:

• Illegal state transitions: going from SBC Stop to SBC Sleep Mode. In this case the SBC additionally enters the SBC Restart Mode.

Trying to go to SBC Stop or SBC Sleep mode from SBC Init Mode. In this case SBC Normal Mode is entered.

- **•** Uneven parity in the data bit of the **[WD_CTRL](#page-92-0)** register. In this case either the watchdog trigger is ignored or the new watchdog settings are ignored.
- In SBC Stop Mode: attempting to change any SPI settings, e.g. changing the watchdog configuration during SBC Stop Mode.
	- the SPI command is ignored in this case.

The following are allowed in SBC Stop Mode: WD trigger, returning to SBC Normal Mode , triggering a SBC Soft Reset, set to SBC Stop Mode (to return from PWM to PFM following an automatic Buck mode transition) and Read & Clear status register commands are valid SPI commands in SBC Stop Mode.

- ï When entering SBC Stop Mode and **[WK_STAT_0](#page-108-0)** and **[WK_STAT_2](#page-110-2)** are not cleared; **[SPI_FAIL](#page-106-0)** will not be set but the INTN pin will be triggered.
- **•** When changing from SBC Stop to Normal Mode, any attempt to change the bits on the **[M_S_CTRL](#page-90-3)** register will be ignored (SBC remains in SBC Stop Mode). Only **[VIO_OV_RST](#page-90-4)** and **[VIO_RT](#page-90-5)** set the **[SPI_FAIL](#page-106-0)** bit.
- ï SBC Sleep Mode: attempt to go to Sleep Mode when all bits in the **[BUS_CTRL_0](#page-93-0)**, **[BUS_CTRL_2](#page-97-0)**, **[BUS_CTRL_3](#page-100-0)** and **[WK_CTRL_1](#page-95-0)** registers are cleared (i.e. no wake sources are activated). In this case the **[SPI_FAIL](#page-106-0)** bit is set and the SBC enters SBC Restart Mode. Even though the SBC Sleep Mode command is not entered in this case, the rest of the command (e.g

modifying VEXT) is executed and the values stay unchanged during SBC Restart Mode. Note: at least one wake source must be activated in order to avoid a deadlock situation in SBC Sleep Mode,

i.e. the SBC would not be able to wake up anymore.

No failure handling occurs for the attempt to go to SBC Stop Mode when all bits in the registers **[BUS_CTRL_0](#page-93-0)**, **[BUS_CTRL_2](#page-97-0)**, **[BUS_CTRL_3](#page-100-0)** and **[WK_CTRL_1](#page-95-0)** are cleared because the microcontroller can leave this mode via SPI.

- After the first VEXT on command, the **[VEXT_VCFG](#page-99-2)** bits can no longer be changed. if the microcontroller tries to modify the **[VEXT_VCFG](#page-99-2)** bits, then the rest of the command is executed but **[VEXT_VCFG](#page-99-2)** will remain unchanged.
- The Boost output voltage can be changed only if **[BOOST_EN](#page-91-1)** is set to 0. If the Boost output voltage is changed with **[BOOST_EN](#page-91-1)**=1, the **[SPI_FAIL](#page-106-0)** bit is set and the SPI command is ignored.
- SDI stuck at HIGH or LOW, e.g. SDI received all '0' or all '1'.

Signalization of the ERR flag in the SPI data output (see [Figure 42\)](#page-80-0):

The ERR flag presents an additional diagnosis possibility for the SPI communication. The ERR flag is being set for the following conditions:

- In case the number of received SPI clocks is not 0 or 16.
- In case RSTN is LOW and SPI frames are being sent at the same time.

TLE9278BQX V33 Multi-CAN Power+ System Basis Chip

Serial Peripheral Interface

Note: In order to read the SPI ERR flag property, CLK must be low when CSN is triggered, i.e. the ERR bit is not valid if the CLK is high on a falling edge of CSN.

The number of received SPI clocks is not 0 or 16:

The number of received input clocks is supervised to be 0 or 16 clock cycles and the input word is discarded in case of a mismatch (0 clock cycle to enable ERR signalization). The error logic also recognizes if CLK was high during the CSN edges. Both errors, 0 bit and 16 bit CLK mismatch or CLK high during CSN edges are flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit ERR) before the first rising edge of the clock is received. The error logic also recognizes if CLK was HIGH during CSN edges. The entire SPI command is ignored in these cases.

RSTN is LOW and SPI frames are being sent at the same time:

The ERR flag will be set when the RSTN pin is triggered (during SBC Restart Mode) and SPI frames are being sent to the SBC at the same time. The behavior of the ERR flag signaled at the next SPI command when the condition below are present:

- If the command begins when RSTN is HIGH and ends when RSTN is LOW.
- If an SPI command is sent while RSTN is LOW.
- If an SPI command begins when RSTN is LOW and ends when RSTN is HIGH.

And the SDO output will behave as follows:

- When RSTN is LOW, SDO is always HIGH.
- When SPI command begins with RSTN is LOW and ends when RSTN is HIGH, then the SDO should be ignored because wrong data will be sent.
- *Note: It is possible to quickly check for the ERR flag without sending any data bits. i.e. only the CSN is pulled low and SDO is observed - no SPI clocks are sent in this case.*
- *Note: The ERR flag could also be set after the SBC has entered SBC Fail-Safe Mode because SPI communication stops immediately.*

13.3 SPI Programming

For TLE9278, 7 bits are used for the address selection (6...0). Bit 7 is used to control the SPI Access, i.e. to decide between Read Only (if set to '0') and Read_Clear (if set to '1') for the status bits, and between Write (if set to '1') and Read Only (if set to '0') for configuration bits. For the actual configuration and status information, 8 data bits (15...8) are used.

Writing, clearing and reading is done byte wise. SPI configuration and status bits are not cleared automatically and must be cleared by the microcontroller, e.g. if the TSD2 was set due to overtemperature. The configuration bits will be partially automatically cleared by the SBC (refer to the description of the individual registers for detailed information). During SBC Restart, Sleep or Fail-Safe mode, the SPI communication is ignored by the SBC, i.e. it is not interpreted.

There are two types of SPI registers:

- Control registers: Those are the registers to configure the SBC, e.g. SBC mode, watchdog trigger, etc.
- Status registers: Those are the registers where the status of the SBC is signalled, e.g. wake-up events, warnings, failures, etc.

For the status registers, the requested information is given in the same SPI command in DO.

For the control registers, also the status of the respective bit is shown in the same SPI command, but if the setting is changed this is only shown with the next SPI command (it is only valid after CSN HIGH) of the same register.

The SBC status information from the SPI status registers, is transmitted in a compressed way with each SPI response on SDO in the so called Status Information Field register (see also **[Figure 43](#page-83-0)**).

Figure 43 SPI Operation Mode

The purpose of this register is to quickly signal the information to the microcontroller if there was a change in one of the SPI status registers. In this way, the microcontroller does not need to read constantly all the SPI status registers but only those registers, which were changed. Each bit in the Status Information Field

TLE9278BQX V33 Multi-CAN Power+ System Basis Chip

Serial Peripheral Interface

represents a SPI status register or a combinational OR of two status registers (see **[Table 24](#page-84-0)**). As soon as one bit is set in one of the status registers, the respective bit in the Status Information Field register is set. The register **[WK_LVL_STAT](#page-109-2)** is not included in the status information field. This is listed in **[Table 24](#page-84-0)**:

Status Information Bit	Symbol Address Bit	Status Register		
$\mathbf{0}$	100 0001	SUP_STAT_0 & SUP_STAT_1 (Combinational OR): Supply Status (VCC1 and VEXT), POR		
	100 0010	THERM_STAT: Thermal Protection Status		
$\overline{2}$	100 0011	DEV_STAT: Device Status - Mode before Wake, WD Fail, SPI Fail, Failure		
3	100 0100	BUS_STAT_0: Bus Failure Status: CAN0, VCAN		
4	100 0101	BUS_STAT_2 & BUS_STAT_3 (Combinational OR): Bus Failure Status: CAN1, CAN2 and CAN3		
5	100 0110	WK_STAT_0: Wake Source Status for CAN0, WK, Timer and PFM-to-PWM transition		
6	100 1001	WK_STAT_2: Wake Source Status for CAN1, CAN2, CAN3, and VBAT_UV		
7	100 1100	SMPS STAT: SMPS Status		

Table 24 Status Information Field

For example if bit 2 in the Status Information Field is set to 1, one or more bits of the register **[DEV_STAT](#page-106-1)** is set to 1. Then this register needs to be read in a second SPI command. The bit in the Status Information Field will be set to 0 when all bits in the register **[DEV_STAT](#page-106-1)** are set back to 0.

13.4 SPI Bit Mapping

13.4.1 SPI Mapping Structure

[Figure 44](#page-86-0) and **[Figure 45](#page-87-0)** show the mapping of the SPI bits and the respective registers.

Depending on bit 7, the bits are only read or also written. The Control Registers '000 0001' to '011 1111' are READ/WRITE Registers.

The new setting of the bit after write can be seen with the next read / write command..

The registers '100 0000' to '111 1110' are Status Registers and can be read or read with clearing the bit (if possible) depending on bit 7. To clear a Data Byte of one of the Status Registers, bit 7 must be set to 1. The register **[WK_LVL_STAT](#page-109-2)** is an exception as it shows the actual voltage level at the respective pin (LOW/HIGH) and thus can not be cleared.

When changing to a different SBC Mode, certain configurations and status bits will be modified by the SBC:

- The SBC Mode bits are updated to the actual status, e.g. when returning to SBC Normal Mode.
- In SBC Sleep Mode the CANx control bits will be modified in CANx wake capable if they were ON before. FO will stay activated if it was triggered before.
- In general, the configurations is only possible in SBC Normal Mode. Diagnosis are also active in SBC Stop Mode (e.g. UV, OT). VEXT can be also active in Low power mode (Stop/Sleep).
- Depending on the respective configuration, CANx transceivers will be either OFF, woken or still wake capable.

13.4.2 SPI Mapping Tables

		$\overline{7}$	60	
Register Short Name	banked	Access	Address	
		Control	A6A0	
CONTROL REGISTERS				
M S CTRL	no	read/write	0000001	
HW CTRL 0	no	read/write	0000010	
WD CTRL	no	read/write	0000011	
BUS CTRL 0	no	read/write	0000100	
WK CTRL 0	no	read/write	0000110	
WK CTRL 1	no	read/write	0000111	
WK PD CTRL	no	read/write	0001000	
BUS CTRL 2	no	read/write	0001010	
BUS CTRL 3	no	read/write	0001011	
TIMER CTRL	no	read/write	0001100	
HW CTRL 1	no	read/write	0001110	
SYS STAT CTRL	no	read/write	0011110	
STATUS REGISTERS				
SUP STAT 1	no	read/clear	1000000	
SUP STAT 0	no	read/clear	1000001	
THERM STAT	no	read/clear	1000010	
DEV STAT	no	read/clear	1000011	
BUS STAT 0	no	read/clear	1000100	
WK_STAT_0	no	read/clear	1000110	
WK LVL STAT	no	read	1001000	
WK STAT 2	no	read/clear	1001001	
BUS STAT 2	no	read/clear	1001010	
BUS STAT 3	no	read/clear	1001011	
SMPS STAT	no	read/clear	1001100	
ADC_STAT	no	read/clear	1011000	
FAMILY AND PRODUCT		REGISTERS		
FAM PROD STAT	no	read	1111110	

Figure 44 SPI Register Mapping

TLE9278BQX V33 Multi-CAN Power+ System Basis Chip

Serial Peripheral Interface

Figure 45 Detailed SPI Bit Mapping

13.5 SPI Control Registers

Read / Write Operation (see **[Chapter 13.3](#page-83-1)**):

- The 'POR / Soft Reset Value' defines the register content after POR or SBC Software Reset.
- The 'Restart Value' defines the register content after SBC Restart; 'x' means the bit is unchanged.
- 'y' in 'Restart Value' means the bit can be changed by SBC.
- One 16-bit SPI command consist of two bytes:

- the 7-bit address and one additional bit for the register access mode and

- following the data byte

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.

- There are three different bit types:
	- 'r' = READ; read only bits (or reserved bits).
	- 'rw' = READ/WRITE; readable and writable bits.
	- ñ ë**rwh**í = READ/WRITE/HARDWARE; as **rw** with the possibility that the hardware can change the bits.
- Exeading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only).
- Writing to a register is done byte wise by setting the SPI bit 7 to 1 .
- SPI control bits are not cleared or changed automatically. This must be done by the microcontroller via SPI programming.

The registers are addressed wordwise.

13.5.1 General Control Registers

Mode- and Supply Control

M_S_CTRL

Mode- and Supply Control (Address 000 0001^B) POR / Soft Reset Value: 0000 0000^B Restart Value: 00x0 00xx_B

- *1. It is not possible to change from SBC Stop to Sleep Mode via an SPI Command. See also the State Machine Chapter.*
- *2. After entering SBC Restart Mode, the MODE bits will be automatically set to SBC Normal Mode.*
- *3. The SPI output will always show the previously written state with a Write Command (what has been programmed before).*

Hardware Control 0

HW_CTRL_0

Hardware Control 0 (Address 000 0010^B)

POR / Soft Reset Value: 0000 0000^B Restart Value: 0x0x xxxx_B

- *1. The FO_ON bit is cleared by the SBC after SBC Restart Mode. Clearing the bit via SPI or via SBC Restart Mode will not disable the FO output, if the failure condition is still present. See also [Chapter 11](#page-62-0) for FO activation and deactivation. Setting the FO output via an SPI should be used for testing purposes only.*
- *2. The selection between Config 1/3 respectively Config 2/4 is done by the pin INTN. The INTN pin defines if the SBC enters to SBC Fail-Safe Mode with VCC1 OFF in case of a watchdog failure.*

Watchdog Control

WD_CTRL

Watchdog Control (Address 000 0011^B)

POR / Soft Reset Value: 0001 0100^B ; Restart Value: x0xx x100^B

- *1. See [Chapter 12.2.3](#page-68-0) for calculating the checksum.*
- *2. See also [Chapter 12.2.4](#page-69-0) for more information on disabling the watchdog in SBC Stop Mode.*
- *3. See [Chapter 12.2.4](#page-69-0) for more information on the effect of the bit WD_EN_WK_BUS.*

Bus Control 0

BUS_CTRL_0 Bus Control 0 (Address 000 0100^B) POR / Soft Reset Value: 0000 0000^B ; Restart Value: 0000 00yy^B

- *1. See [Figure 18](#page-44-0) for detailed state changes of the CAN Transceiver for different SBC modes.*
- *2. Failure Handling Mechanism: When the SBC enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.*

Internal Wake Input Control 0

WK_CTRL_0

Internal Wake Input Control 0 (Address 000 0110^B) POR / Soft Reset Value: 0000 0001^B Restart Value: 0xxx 000x^B

Note: See also [Chapter 12.2.4](#page-69-0) for more information on disabling the watchdog in SBC Stop Mode.

External Wake Source Control 1

WK_CTRL_1

External Wake Source Control 1 (Address 000 0111^B) POR / Soft Reset Value: 0000 0001^B Restart Value: 0000 000x^B

Notes

1. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), the [WK_CTRL_1](#page-95-0) is modified to the value '0000 0001' in order to ensure that the device can be woken *again.*

Wake Input Level Control

WK_PUPD_CTRL

Wake Input Level Control (Address 000 1000^B)

POR / Soft Reset Value: 0000 0000^B R estart Value: 0000 00xx_B

Bus Control 2

BUS_CTRL_2

Bus Control 2 (Address 000 1010^B)

POR / Soft Reset Value: 0000 0000^B ; Restart Value: xx0y y0yy^B

- *1. See [Figure 18](#page-44-0) for detailed state changes of the CAN Transceiver for different SBC modes.*
- *2. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.*

Timer_0 Control and Selection

TIMER_CTRL_0

Timer_0 Control and Selection (Address 000 1100^B) POR / Soft Reset Value: 0000 0000^B ; Restart Value: 0000 0000^B

Hardware Control 1

HW_CTRL_1

Hardware Control 1 (Address 000 1110^B) POR / Soft Reset Value: 0000 00yy_B; Restart Value: 0x0x xxxx_B

- *1. After triggering a SBC Software Reset the bits [VEXT_VCFG](#page-99-2) remain unchanged, as shown by the ëyí in the POR/Soft Reset Value.*
- *2. The [VEXT_VCFG](#page-99-2) can not be accessed if the PCFG pin is connected to GND. Always read ë01í.*

Bus Control 3

BUS_CTRL_3

Bus Control 3 (Address 000 1011^B)

POR / Soft Reset Value: 0000 0000^B ; Restart Value: 000x x0yy^B

- *1. See [Figure 18](#page-44-0) for detailed state changes of CAN Transceiver for different SBC modes.*
- *2. Failure Handling Mechanism: When the device enters Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.*

System Status Control

SYS_STATUS_CTRL System Status Control (Address 001 1110^B) POR Value: 0000 0000^B Restart Value/Soft Reset Value: xxxx xxxx_B

- *1. The [SYS_STATUS_CTRL](#page-101-0) register is an exception for the default values, i.e. it will keep its configured value even after a Software Reset.*
- *2. This byte is intended for storing system configurations of the ECU by the microcontroller and is only accessible in SBC Normal Mode. The byte is not accessible by the SBC and is also not cleared after SBC Fail-Safe or Restart Mode. It allows the microcontroller to quickly store the system configuration without losing the data.*

13.6 SPI Status Information Registers

Read/Clear Operation (see **[Chapter 13.3](#page-83-1)**):

- One 16-bit SPI command consist of two bytes:
	- the 7-bit address and one additional bit for the register access mode and
	- following the data byte will be ignored when accessing a status register

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.

- There are three different bit types: $-$ 'r' = READ: read only bits (or reserved bits)
	- ërcí = READ/CLEAR: readable and clearable bits
	- 'rh' = READ/HARDWARE: readable and the possibility that the hardware can change the bits
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only)
- Clearing a register is done byte wise by setting the SPI bit 7 to 1 "
- SPI status registers are in general not cleared or changed automatically (an exception are the **[WD_FAIL](#page-106-2)** bits). This must be done by the microcontroller via SPI command

The registers are addressed wordwise.

ineon

Serial Peripheral Interface

13.6.1 General Status Registers

Supply Voltage Fail Status 1

SUP_STAT_1 Supply Voltage Fail Status 1 (Address 100 0000^B) POR / Soft Reset Value: 0000 0000^B Restart Value: xx0x xxxx_B

- *1. The VIO undervoltage prewarning threshold V[PW,f](#page-76-16) is a fixed threshold and independent of the VIO undervoltage reset thresholds.*
- *2. VIO_WARN bit setting: It is never updated in SBC Restart Mode. In SBC Init Mode it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode. It is never updated in SBC Sleep Mode and it is always updated in any SBC modes in a VIO_SC condition (after VIO_UV = 1 longer than t[VIO,SC](#page-77-20)).*

Supply Voltage Fail Status 0

SUP_STAT_0

Supply Voltage Fail Status 0 (Address 100 0001^B) POR / Soft Reset Value: y000 0000^B R **estart Value: x000 0xxx**_B

- *1. The MSB of the POR/Soft Reset value is marked as ëyí: the default value of the POR bit is set after Power-on reset (POR value = 1000 0000). However it will be cleared after a SBC Software Reset command (Soft Reset value = 0000 0000).*
- *2. During SBC Sleep Mode, the bits VIO_SC, VIO_OV and VIO_UV will not be set because the regulator suppling VIO is off.*
- *3. The VIO_UV bit is never updated in SBC Restart Mode. In SBC Init Mode, it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode, and it is always updated in any SBC modes in a VIO_SC condition (after VIO_UV = 1 longer than* $t_{VIO,SC}$ $t_{VIO,SC}$ $t_{VIO,SC}$ *).*

Thermal Protection Status

THERM_STAT

Thermal Protection Status (Address 100 0010^B) POR / Soft Reset Value: 0000 0000^B Restart Value: 0xx0 0xxx_B

Note: TPW, TSD1 and TSD2 are not reset automatically, even if the overtemperature pre warning or TSD1/2 conditions are not longer present.

Device Information Status

DEV_STAT

Device Information Status (Address 100 0011^B) POR / Soft Reset Value: 0000 0000^B Restart Value: xx00 xxxx_B

- *1. The [WD_FAIL](#page-106-2) bits are configured as a counter and are the only status bits, which are cleared automatically by the SBC. They are cleared after a successful watchdog trigger and when the watchdog is stopped (also in SBC Sleep and Fail-Safe Mode unless it was reached due to a watchdog failure). See also [Chapter 11.1](#page-62-1).*
- *2. The SPI_FAIL bit is cleared only by SPI command.*
- *3. With Config 2/4, the WD_Fail counter is frozen in case of WD trigger failure until a successful WD trigger occurs.*

Bus Communication Status 0

BUS_STAT_0

Bus Communication Status 0 (Address 100 0100^B) POR / Soft Reset Value: 0000 0000^B Restart Value: 0000 0xxx_B

Notes

1. CAN0 Recovery Conditions:

1.) TXD Time Out: TXDCAN0 goes HIGH or transmitter is switched off or the transceiver is wake capable.

2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.

3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV.

4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN0 needs to be HIGH for a certain time (transmitter enable time).

2. The VCAN_UV comparator is enabled if the mode bit CANx_1 = '1', i.e. in CAN Normal or CAN Receive Only *Mode.*

Wake-up Source and Information Status 0

WK_STAT_0

Wake-up Source and Information Status 0 (Address 100 0110^B) POR / Soft Reset Value: 0000 0000^B Restart Value: x0xx 000x^B

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

WK Input Level

WK_LVL_STAT

WK Input Level (Address 100 1000^B) POR / Soft Reset Value: xx0x 000x^B

Restart Value: xxxx x00x^B

Wake-up Source and Information Status 2

WK_STAT_2

Wake-up Source and Information Status 2 (Address 100 1001^B) POR / Soft Reset Value: 0000 0000^B Restart Value: x000 0xxx_B

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

Bus Communication Status 2

BUS_STAT_2

Bus Communication Status 2 (Address 100 1010^B) POR / Soft Reset Value: 0000 0000^B Restart Value: 00xx 00xx_B

Notes

1. CAN Recovery Conditions:

1.) TXD Time Out: TXDCANx goes HIGH or transmitter is switched off or the transceiver is wake capable.

2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off. 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV.

4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCANx needs to be HIGH for a certain time (transmitter enable time).

Bus Communication Status 3

BUS_STAT_3

Bus Communication Status 3 (Address 100 1011^B) POR / Soft Reset Value: 0000 0000^B R **estart Value: 0000 00xx**_B

Notes

1. CAN Recovery Conditions:

1.) TXD Time Out: TXDCAN3 goes HIGH or transmitter is switched off or the transceiver is wake capable.

2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.

3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN_UV.

4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN3 needs to be HIGH for a certain time (transmitter enable time).

SMPS state

SMPS_STAT

SMPS state (Address 100 1100^B) POR / Soft Reset Value: 0000 0000^B

; Restart Value: xxx0 0xx0^B

ADC state

ADC_STAT ADC state (Address 101 1000^B) POR / Soft Reset Value: 0000 0000^B

Restart Value: xxxx xxxx_B

13.6.2 Family and Product Information Register

Family and Product Identification Register

FAM_PROD_STAT Family and Product Identification Register (Address 111 1110^B) POR / Soft Reset Value: 0100 yyyy _B; Restart Value: 0100 yyyy_B

Notes

1. The actual default register value after POR, Soft Reset or Restart of PROD depends on the respective product. Therefore the value 'y' is specified.

Serial Peripheral Interface

13.7 Electrical Characteristics

Table 25 Electrical Characteristics: Power Stage

*V*_S = 5.5 V to 28 V, *T_j* = −40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Table 25 Electrical Characteristics: Power Stage

*V*_S = 5.5 V to 28 V, *T_j* = −40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

1) Not subject to production test; specified by design.

2) Applies to all mode changes triggered via SPI commands.

Figure 46 SPI Timing Diagram

Note: Numbers in drawing correlate with the last 2 digits of the Number field in the Electrical Characteristics table.

Application Information

14 Application Information

14.1 Application Diagram

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

Figure 47 TLE9278BQX V33 Application Diagram

Application Information

Active Components

Application Information

Table 26 Bill of Material (cont'd)

1) For optimized EMC performance, one additional filter capacitor ≤ 10 nF ± 20% 16 V ceramic is required.

2) For ISO7637-2 pulse robustness, a higher value might be needed.

3) The saturation current must be define according to the maximum current capability by the application.

Figure 48 Hint for Increasing the Robustness of pin FO/TEST during Debugging or Programming

Application Information

14.2 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "GUN test" (150 pF, 330 Ω) have been performed. The results and test condition are available in a test report. The values for the tests are listed below.

Table 27 ESD "GUN Test"¹⁾²⁾

1) ESD susceptibility "ESD GUN" according to EMC 1.3 Test Specification, Section 4.3 (IEC 61000-4-2). Tested by external test house (IBEE Zwickau, EMC Test report No. 09-12-18).

2) ESD Test "GUN Test" is specified with external components for pins VS, VBSENSE, VEXTIN, VEXTREF and WK. See the application diagrams in **[Chapter 14.1](#page-118-0)** for more information.

EMC and ESD susceptibility tests according to SAE J2962-2 (V. 2014-01-23) have been performed. Tested by external test house (Jakob Mooser GmbH, Test report No. 434/2016).

Application Information

14.3 Thermal Behavior of Package

The figure below shows the thermal resistance (Rth_JA) of the device vs. the cooling area on the bottom of the PCB for Ta = 85°C. Every line reflects a different PCB and thermal via design.

Figure 49 Thermal Resistance (Rth_JA) vs. Cooling Area

Figure 50 Board Setup

The Board setup is defined according to JESD 51-2,-5,-7.

Board: 76.2 \times 114.3 \times 1.5 mm³ with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad contacting the first inner copper layer and the cooling area on the bottom layer (70 µm).

Package Outlines

15 Package Outlines

Figure 51 PG-VQFN-481)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

¹⁾ Dimensions in mm

Revision History

16 Revision History

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-09-27 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference Z8F68544718

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**www.infineon.com**).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.