

# Multi-CAN Power+ System Basis Chip








## 1 Overview

#### **Features**


- SMPS with integrated switches up to 750 mA (DC/DC buck) with 3.3 V output voltage
- DC/DC Boost converter for low  $V_{\rm sup}$  supply voltage with integrated switch at 6.5 V, 8 V, 10 V and 12 V



- Very low quiescent current consumption in Stop and Sleep Mode
- Four CAN Transceivers compliant to CAN Flexible Data-rate (FD)
- ISO 11898-2: 2016 standard up to 5 Mb
- One universal High-Voltage Wake Input for voltage level monitoring including wake up capability
- Cyclic wake feature via an integrated timer
- Reset Output to ensure stable supply to the MCU
- Fail Output to activate external load in case of system malfunctions are detected
- · Output voltage supervision functions in all output supply voltages
- Fast Battery Voltage Monitoring Feature
- 16-bit Serial Perpheral Interface (SPI)
- · Overtemperature and short circuit protection feature
- Wide input voltage and temperature range
- Software Compatibility to other SBC family members for the TLE926x and TLE927x families
- · Green Product (RoHS compliant) & AEC Qualified
- 7 × 7 mm PG-VQFN-48 package

# **Potential applications**

- Gateways
- Body control modules
- Driver assistance
- Chasis control



# **TLE9278BQX V33 Multi-CAN Power+ System Basis Chip**



**Overview** 

#### **Product validation**

Qualified for automotive applications. Product validation according to AEC-Q100/101.

# **Description**

Infineon's TLE9278BQX V33 offers the highest level of integration at smallest footprint for automotive applications requiring multiple channels of CAN transceivers like gateways and high-end Body Control Modules (BCM). A high-efficient Switch Mode Power Supply (SMPS) buck regulator provides an external 3.3 V output voltage at up to 750 mA while an additional DC/DC boost converter supports applications or conditions at low supply input voltages. The device is controlled and monitored via a 16-bit Serial Peripheral Interface (SPI). Additional features include a time-out/window watchdog circuit with reset, fail output and undervoltage reset. The device offers low-power modes in order to support applications that are connected permanently to the battery. A wake-up from the low-power mode is possible via a message on the buses, via the bi-level sensitive monitoring/wake-up input as well as via the timer. The TLE9278BQX V33 is offered in a very small footprint, exposed pad PG-VQFN-48 (7 × 7 mm) power package.

Туре	Package	Marking		
TLE9278BQX V33	PG-VQFN-48	TLE9278BQXV33		

# TLE9278BQX V33 Multi-CAN Power+ System Basis Chip



# **Table of Contents**

1	Overview	1
	Features	1
	Potential applications	1
	Product validation	2
	Description	2
	Table of Contents	
2	Block Diagram	
3	Pin Configuration	
<b>3</b> .1	Pin Assignment	
3.2	Pin Definitions and Functions	
3.3	Unused Pins	
	General Product Characteristics	
<b>4</b> 4.1		
4.1 4.2	Absolute Maximum Ratings Functional Range	
4.2 4.3	Thermal Resistance	
4.3 4.4	Current Consumption	
	·	
5	System Features	
5.1 5.1.1	State Machine Description and SBC Mode Control	
5.1.1	Device Configuration and SBC Init Mode	
5.1.1.1	Supply and Power up configurability	
5.1.1.2	SBC Init Mode	
5.1.2	SBC Normal Mode	
5.1.3	SBC Stop Mode	
5.1.4	SBC Sleep Mode	
5.1.5	SBC Restart Mode	
5.1.6	SBC Fail-Safe Mode	
5.1.7	SBC Development Mode	
5.2	Wake Features	27
5.2.1	Cyclic Wake	27
5.2.2	Internal Timer	27
6	DC/DC Regulator	28
6.1	Block Description	
6.1.1	Functional Description of the Buck Converter	29
6.1.1.1	Startup Procedure (Soft Start)	30
6.1.1.2	Buck regulator Status register	30
6.1.1.3	External components	30
6.1.2	Functional Description of the Boost Converter	31
6.1.2.1	Boost Regulator Status register	
6.1.2.2	External Components	
6.2	Power Scenarios	
6.2.1	Buck behavior in SBC Normal Mode	
6.2.2	Buck behavior in SBC Stop Mode	33

# **Multi-CAN Power+ System Basis Chip**



6.2.2.1 6.2.2.2 6.2.2.3 6.2.3 6.2.3.1 6.3 <b>7</b> 7.1 7.2 7.2.1	Manual Transition from PFM to PWM in SBC Stop Mode  SBC Stop to Normal Mode transition  Buck behavior in SBC Sleep or Fail Safe Mode  SBC Sleep/Fail Safe Mode to SBC Normal Mode transition  Electrical Characteristics  External Voltage Regulator  Block Description  General Description  Functional Description	34 34 34 35 <b>38</b> 38 39
7.3 7.4 7.5 7.6	External Components  Calculation of R <sub>SHUNT</sub> Unused Pins  Electrical Characteristics	40 41 41
8 8.1 8.2 8.2.1 8.2.2 8.2.3 8.2.4 8.2.5 8.2.6 8.2.7 8.3	High Speed CAN Transceiver  Block Description  Functional Description  CAN OFF Mode  CAN Normal Mode  CAN Receive Only Mode  CAN Wake Capable Mode  TXD Time-out Feature  Bus Dominant Clamping  Undervoltage Detection  Electrical Characteristics	44 46 46 47 48 48 48
9 9.1 9.2 9.2.1 9.3	Wake Input  Features  Functional Description  Wake Input Configuration  Electrical Characteristics	56 56 56 57
10 10.1 10.2	Interrupt Function  Block and Functional Description  Electrical Characteristics	60
<b>11</b> 11.1 11.2	Fail Output  Functional Description  Electrical Characteristics	63
12 12.1 12.1.1 12.1.2 12.2 12.2.1 12.2.2 12.2.3 12.2.4	Supervision Functions Reset Function Reset Output Description Soft Reset Description Watchdog Time-Out Watchdog Window Watchdog Checksum Watchdog during Stop Mode	66 67 67 68 69
14.4.4	watchaog dailing stop mode	1

# **Multi-CAN Power+ System Basis Chip**



12.2.4.1	watchdog Start in SBC Stop Mode due to BOS wake	. 70
12.3	V <sub>S</sub> Power ON Reset	. 71
12.4	Measurement Interface	. 72
12.5	Fast Battery Voltage Monitoring	. 73
12.6	VBSENSE Boost deactivation	. 73
12.7	VIO Undervoltage and Undervoltage Prewarning	. 74
12.8	VIO Overvoltage	. 74
12.9	VIO Short Circuit	. 75
12.10	VEXT Undervoltage	. 75
12.11	Thermal Protection	. 75
12.11.1	Temperature Prewarning	. 76
12.12	Electrical Characteristics	. 77
13	Serial Peripheral Interface	. 81
13.1	SPI Protocol Description	
13.2	Failure Signalization in the SPI Data Output	. 82
13.3	SPI Programming	. 84
13.4	SPI Bit Mapping	. 86
13.4.1	SPI Mapping Structure	. 86
13.4.2	SPI Mapping Tables	. 87
13.5	SPI Control Registers	. 89
13.5.1	General Control Registers	. 90
13.6	SPI Status Information Registers	103
13.6.1	General Status Registers	104
13.6.2	Family and Product Information Register	116
13.7	Electrical Characteristics	117
14	Application Information	119
14.1	Application Diagram	
14.2	ESD Tests	
14.3	Thermal Behavior of Package	
15	Package Outlines	124
16	Revision History	125

5



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

# **3** Pin Configuration

## 3.1 Pin Assignment




Figure 2 Pin Configuration TLE9278BQX V33

# TLE9278BQX V33 Multi-CAN Power+ System Basis Chip

# infineon

**Pin Configuration** 

# 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	CANH0	CAN High 0 Bus Pin.
2	CANL0	CAN Low 0 Bus Pin.
3	GND	Ground. CAN0 and CAN1 common ground.
4	CANL1	CAN Low 1 Bus Pin.
5	CANH1	CAN High 1 Bus Pin.
6	GND	Ground. Analog GND.
7	CANH2	CAN High 2 Bus Pin.
8	CANL2	CAN Low 2 Bus Pin.
9	GND	Ground. CAN2 and CAN3 common ground.
10	CANL3	CAN Low 3 Bus Pin.
11	CANH3	CAN High 3 Bus Pin.
12	PCFG	Configuration pin. For power up hardware configuration (refer to <b>Chapter 5.1.1</b> ).
13	TXDCAN0	Transmit CANO.
14	RXDCAN0	Receive CANO.
15	TXDCAN1	Transmit CAN1.
16	RXDCAN1	Receive CAN1.
17	TXDCAN2	Transmit CAN2.
18	RXDCAN2	Receive CAN2.
19	VCAN	Supply Input for internal HS-CAN modules.
20	TXDCAN3	Transmit CAN3.
21	RXDCAN3	Receive CAN3.
22	VCC1	<b>Buck Regulator.</b> Input feedback for Buck Converter.
23	VIO	I/O voltage supply, reference voltage for over-/undervoltage monitoring (see Chapter 5.1.1).
24	RSTN	Reset Output. Active LOW, internal pull-up.
25	INTN	Interrupt Output. Active LOW.
26	GND	<b>Ground.</b> Buck regulator ground.
27	BCKSW	Buck regulator switch node output.
28	n.c.	not connected. Not bondend internally.
29	VS	<b>Buck Supply Voltage.</b> Connected to Battery Voltage or Boost output voltage with reverse protection diode. Use a filter against EMC in case that the Boost is not used.
30	VS	<b>Buck Supply Voltage.</b> Connected to Battery Voltage or Boost output voltage with reverse protection diode. Use a filter against EMC in case that the Boost is not used.
31	n.c.	not connected. Not bondend internally.
32	GND	<b>Ground.</b> Boost regulator ground.
33	GND	<b>Ground.</b> Boost regulator ground.

## **Multi-CAN Power+ System Basis Chip**



## **Pin Configuration**

Pin	Symbol	Function
34	n.c.	not connected. Not bondend internally.
35	BSTD	<b>Boost Transistor Drain.</b> Connected between inductor and diode for boost functionality (refer to <b>Chapter 14.1</b> for additional information). Connect to ground if the Boost regulator is not used.
36	BSTD	<b>Boost Transistor Drain.</b> Connected between inductor and diode for boost functionality (refer to <b>Chapter 14.1</b> for additional information). Connect to ground if the Boost regulator is not used.
37	CSN	SPI Chip Select Not Input.
38	SDO	SPI Data Output. Out of SBC (=MISO).
39	SDI	SPI Data Input. Into SBC (=MOSI).
40	CLK	SPI Clock Input.
41	GND	<b>Ground.</b> Common digital ground.
42	WK	Wake Input.
43	VBSENSE	Battery Voltage Monitoring Input.
44	VEXTIN	<b>Input Supply Voltage for VEXT.</b> Connected to Battery Voltage with Reverse Protection Diode and Filter against EMC.
45	VEXTSH	<b>VEXTSH.</b> Emitter connection for external PNP, shunt connection to VEXTIN.
46	VEXTB	<b>VEXTB.</b> Base connection for external PNP.
47	VEXTREF	VextREF. Collector connection for external PNP, reference input.
48	FO/TEST	<b>Fail Output.</b> active LOW, open-drain; <b>TEST.</b> Connect to GND to activate SBC Development Mode; Integrated pull-up resistor. Connect to VS with a pull-up resistor or leave open for normal operation.
Cooling Tab	GND	Cooling Tab - Exposed Die Pad; For cooling purposes only, do not use as an electrical ground. 1)

<sup>1)</sup> The exposed die pad at the bottom of the package allows better power dissipation of heat from the SBC via the PCB. The exposed die pad is not connected to any active part of the IC and can be left floating or it can be connected to GND (recommended) for the best EMC performance.

Note: All VS pins must be connected to battery potential or insert a reverse polarity diodes where required; All GND pins as well as the Cooling Tab must be connected to one common GND potential.

#### **Multi-CAN Power+ System Basis Chip**



#### **Pin Configuration**

#### 3.3 Unused Pins

It must be ensured that the correct configurations are also selected, i.e. in case functions are not used that they are disabled via SPI:

- CANHx, CANLx, TXDCANx, RXDCANx: leave pins open.
- · BSTD: connect to GND.
- WK: connect to GND and disable WK input via SPI.
- RSTN / INTN: leave open.
- FO/TEST: connect to GND during power-up to activate SBC Development Mode; connect to VS or leave open for normal user mode operation.
- VBSENSE: connect to VS in case that Fast Battery Voltage Monitoring and Boost deactivation features are not used and keep them disabled.
- VEXT: See Chapter 7.5.
- n.c.: leave open.
- Unused pins routed to an external connector which leaves the ECU should feature a zero ohm jumper (depopulated if unused) or ESD protection.

#### **General Product Characteristics**

#### **General Product Characteristics** 4

#### **Absolute Maximum Ratings** 4.1

#### Absolute Maximum Ratings<sup>1)</sup> Table 1

 $T_{\rm j}$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Voltages	-1				*		*
Supply Voltage VS and VEXTIN pin	V <sub>S1, max</sub>	-0.3	-	28	V	_	P_4.1.1
Supply Voltage VS and VEXTIN pin	V <sub>S2, max</sub>	-0.3	-	40	V	Load Dump, max. 400 ms	P_4.1.2
Boost drain Voltage BSTD pin	V <sub>BSTD2, max</sub>	-0.3	-	28	V	_	P_4.1.3
Boost drain Voltage BSTD pin	V <sub>BSTD2, max</sub>	-0.3	-	40	V	Load Dump, max. 400 ms	P_4.1.4
Buck switch BCKSW pin	V <sub>BCKSW, max</sub>	-0.3	_	V <sub>S</sub> + 0.3	V	_	P_4.1.8
Buck Regulator feedback, pin VCC1	V <sub>CC1, max</sub>	-0.3	-	5.5	V	-	P_4.1.9
External Voltage Regulator (VEXTREF)	V <sub>EXTREF, max</sub>	-0.3	-	28	V	V <sub>EXTREF</sub> = 40 V for Load Dump, max. 400 ms	P_4.1.26
External Voltage Regulator (VEXTB)	V <sub>EXTB, max</sub>	-0.3	-	V <sub>EXTIN</sub> + 10	V	V <sub>EXTB</sub> = 40 V for Load Dump, max. 400 ms	P_4.1.27
External Voltage Regulator (VEXTSH)	V <sub>EXTSH, max</sub>	<i>V</i> <sub>EXTIN</sub> - 0.3	-	V <sub>EXTIN</sub> + 0.3	V	-	P_4.1.11
Battery Voltage Monitoring	V <sub>VBSENSE</sub> ,	-18	-	40	V	-	P_4.1.12
Wake Input	$V_{ m WK,max}$	-0.3	_	40	V	_	P_4.1.13
ail Pins FO/TEST	V <sub>HV, max</sub>	-0.3	-	40	V	-	P_4.1.14
nterrupt/Configuration Pin NTN	V <sub>INTN, max</sub>	-0.3	-	5.5	V	_	P_4.1.15
Configuration Pin PCFG	$V_{PCFG,max}$	-0.3	-	40	V	-	P_4.1.25
Configuration Pin VIO	V <sub>VIO, max</sub>	-0.3	_	5.5	V	-	P_4.1.28
CANH, CANL	V <sub>BUS, max</sub>	-40	_	40	V	-	P_4.1.16
Digital Input / Output pin's	V <sub>IO, max</sub>	-0.3	_	5.5	V	-	P_4.1.17
/CAN Input Voltage	V <sub>VCAN, max</sub>	-0.3	-	5.5	V	_	P_4.1.18
Maximum Differential CAN Bus Voltage	V <sub>CAN_DIFF</sub> ,	-5	-	10	V	-	P_4.1.30

#### **Multi-CAN Power+ System Basis Chip**



#### **General Product Characteristics**

#### **Table 1** Absolute Maximum Ratings<sup>1)</sup> (cont'd)

 $T_{\rm j}$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Temperatures	1	I	1	- "			
Junction Temperature	T <sub>j</sub>	-40	-	150	°C	_	P_4.1.19
Storage Temperature	$T_{\rm stg}$	-55	-	150	°C	_	P_4.1.20
ESD Susceptibility			•		•		•
ESD Resistivity to GND	$V_{\rm ESD}$	-2	-	2	kV	HBM <sup>2)</sup>	P_4.1.21
ESD Resistivity to GND, CANH, CANL	V <sub>ESD</sub>	-8	-	8	kV	HBM <sup>2)3)</sup>	P_4.1.22
ESD Resistivity to GND	$V_{ESD}$	-500	-	500	V	CDM <sup>4)</sup>	P_4.1.23
ESD Resistivity Pin 1, 12,13,24,25,36,37,48 (corner pins) to GND	V <sub>ESD1,12,13,2</sub> 4,25,36,37,48	-750	-	750	V	CDM <sup>4)</sup>	P_4.1.24

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k $\Omega$ , 100 pF).
- 3) ESD "GUN" Resistivity with  $\pm 6$  KV (according to IEC61000-4-2 "GUN test" (300  $\Omega$ , 150 pF)) it is shown in Application Information and test will be provided from IBEE institute.
- 4) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1, usually not tested but rather ESD SDM.

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### **Multi-CAN Power+ System Basis Chip**



#### **General Product Characteristics**

#### **Functional Range** 4.2

**Functional Range** Table 2

Parameter	Symbol	Symbol Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Supply Voltage	$V_{S,func}$	$V_{POR}$	-	28	V	<sup>1)</sup> V <sub>POR</sub> see section <b>Chapter 12.12</b>	P_4.2.1
CANx Supply Voltage	$V_{CAN}$	4.75	_	5.25	V	-	P_4.2.2
SPI frequency	f <sub>SPI</sub>	-	-	4	MHz	see Chapter 13.7 for $f_{\rm SPI,max}$	P_4.2.3
Junction Temperature	T <sub>j</sub>	-40	-	150	°C	-	P_4.2.4

<sup>1)</sup> Including Power-On Reset, Over- and Undervoltage Protection.

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

Device Behavior Outside of Specified Functional Range:

- 28 V <  $V_{\rm S,func}$  < 40 V: Device will still be functional; the specified electrical characteristics might not be ensured anymore. The absolute maximum ratings are not violated. However, a thermal shutdown might occur due to high power dissipation.
- $V_{CAN}$  < 4.75 V: The undervoltage bit **VCAN\_UV** will be set in the SPI register **BUS\_STAT\_0** and the transmitter will be disabled as long as the UV condition is present.
- $5.25 \, \text{V} < V_{\text{CAN}} < 5.5 \, \text{V}$ : CANx transceiver still functional. However, the communication might fail due to outof-spec operation.
- $V_{POR,f} < V_{S} < 5.5 \text{ V}$ : Device will be still functional; the specified electrical characteristics might not be ensured anymore:
  - The voltage regulators will enter the low-drop operation mode.
  - VIO\_UV reset could be triggered depending on the VRTx settings.

## **Multi-CAN Power+ System Basis Chip**



#### **General Product Characteristics**

#### **Thermal Resistance** 4.3

Thermal Resistance<sup>1)</sup> Table 3

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>	
Junction to Soldering Point	$R_{thJSP}$	_	7	_	K/W	Exposed Pad	P_4.3.1
Junction to Ambient	R <sub>thJA</sub>	_	33	-	K/W	2)	P_4.3.2

<sup>1)</sup> Not subject to production test, specified by design.

#### 4.4 **Current Consumption**

#### **Current Consumption** Table 4

Current consumption values are specified at  $T_i = 25$ °C,  $V_S = 13.5$  V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
SBC Normal Mode				<u> </u>	- 11:		
Normal Mode current consumption	I <sub>Normal</sub>	-	10	16	mA	$V_S$ = 5.5 V to 28 V; $T_j$ = -40°C to +150°C; BOOST/VEXT/CANx= OFF	P_4.4.1
SBC Stop Mode							
Stop Mode current Consumption	I <sub>Stop,25</sub>	-	55	70	μА	1) Buck in PFM BOOST/VEXT = OFF; No load on VCC1 VBSENSE_EN = 0 <sub>B</sub> CANx/WK not wake capable Watchdog = OFF	P_4.4.2
Stop Mode current Consumption, $T_j = 85^{\circ}\text{C}$	I <sub>Stop,85</sub>	-	95	-	μА	<sup>2)</sup> $T_j$ = 85°C; Buck in PFM BOOST/VEXT = OFF; No load on VCC1 <b>VBSENSE_EN</b> = 0 <sub>B</sub> CANx/WK not wake capable Watchdog = OFF	P_4.4.3
SBC Sleep Mode					'		11
Sleep Mode current consumption	I <sub>Sleep,25</sub>	-	30	50	μА	BOOST/VEXT = OFF; VBSENSE_EN = 0 <sub>B</sub> CANx/WK not wake capable	P_4.4.4

<sup>2)</sup> According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board for 1.5 W. Board: 76.2 × 114.3 × 1.5 mm<sup>3</sup> with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad . Top and bottom layers are 70 μm thick.

# **Multi-CAN Power+ System Basis Chip**



#### **General Product Characteristics**

## **Table 4** Current Consumption (cont'd)

Current consumption values are specified at  $T_j$  = 25°C,  $V_S$  = 13.5 V, all outputs open (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Sleep Mode current consumption, $T_j = 85^{\circ}\text{C}$	I <sub>Sleep,85</sub>	-	65	-	μА	$^{2)}$ $T_{\rm j}$ = 85°C; BOOST/VEXT = OFF; <b>VBSENSE_EN</b> = 0 <sub>B</sub> CANx/WK not wake capable	P_4.4.5
Feature Incremental Currer	nt Consumpt	ion					
Current consumption per CAN module, recessive state	I <sub>CAN,rec</sub>	_	2	3	mA	SBC Normal Mode; CAN Normal Mode; $V_{\text{CAN}} = 5 \text{ V};$ $V_{\text{TXDCAN}} = V_{\text{IO}};$ no RL on CANx	P_4.4.6
Current consumption per CAN module, dominant state	I <sub>CAN,dom</sub>	_	3	4.5	mA	<sup>2)</sup> SBC Normal Mode; CAN Normal Mode; $V_{\text{CAN}} = 5 \text{ V};$ $V_{\text{TXDCAN}} = \text{GND};$ no RL on CANx	P_4.4.7
Current consumption per CAN module, Receive Only Mode, SBC Normal Mode	I <sub>CAN,RcvOnly,N</sub>	_	0.4	0.6	mA	<sup>2)</sup> CAN Receive Only Mode; $V_{\text{CAN}} = 5 \text{ V}$ ; $V_{\text{TXDCAN}} = V_{\text{IO}}$ ; no RL on CANx	P_4.4.8
Current consumption per CAN module, Receive Only Mode, SBC Stop Mode	I <sub>CAN,RcvOnly,St</sub>	-	1	1.4	mA	<sup>2)</sup> CAN Receive Only Mode; $V_{\text{CAN}} = 5 \text{ V}$ ; $V_{\text{TXDCAN}} = V_{\text{IO}}$ ; no RL on CANx	P_4.4.25
Current consumption for WK wake capability	I <sub>Wake,WK,25</sub>	-	0.5	1.5	μΑ	3)4) SBC Sleep Mode; CANx = OFF	P_4.4.11
Current consumption for WK wake capability $T_j = 85^{\circ}$ C	I <sub>Wake,WK,85</sub>	_	2.0	4.0	μΑ	$T_j = 85^{\circ}\text{C};$ CANx = OFF	P_4.4.12
Current consumption for CAN wake capability	I <sub>Wake,CAN,25</sub>	-	4.5	6	μΑ	1)3) SBC Sleep Mode; WK = OFF t <sub>SILENCE</sub> expired	P_4.4.13
Current consumption for CAN wake capability	I <sub>Wake,CAN,85</sub>	-	6	10	μΑ	$T_j = 85^{\circ}\text{C};$ WK = OFF $T_{\text{SILENCE}} = 85^{\circ}\text{C}$	P_4.4.14
Current consumption for VEXT in SBC Sleep Mode	I <sub>Sleep,VEXT,25</sub>	-	45	60	μΑ	3) SBC Sleep Mode; VEXT = ON (no load); CANx / WK = OFF	P_4.4.15

## **Multi-CAN Power+ System Basis Chip**



#### **General Product Characteristics**

#### Table 4 **Current Consumption (cont'd)**

Current consumption values are specified at  $T_i = 25$ °C,  $V_S = 13.5$  V, all outputs open (unless otherwise specified)

Parameter	Symbol		Value	s	Unit Note or	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Current consumption for VEXT in SBC Sleep Mode, $T_j = 85^{\circ}\text{C}$	I <sub>Sleep,VEXT,85</sub>	-	55	70	μА	$T_j = 85^{\circ}\text{C}$ ; VEXT = ON (no load); CANx / WK = OFF	P_4.4.16
Current consumption for cyclic wake function	I <sub>Stop,C25</sub>	-	20	26	μΑ	3)5) SBC Stop Mode; WD = OFF	P_4.4.17
Current consumption for cyclic wake function, $T_j = 85^{\circ}\text{C}$	I <sub>Stop,C85</sub>	_	24	35	μΑ	$T_j = 85$ °C; WD = OFF	P_4.4.18
Current consumption for watchdog active in Stop Mode	I <sub>Stop,WD25</sub>	_	20	26	μΑ	<sup>2)</sup> SBC Stop Mode; Watchdog running	P_4.4.19
Current consumption for watchdog active in Stop Mode	I <sub>Stop,WD85</sub>	-	24	35	μΑ	<sup>2)</sup> SBC Stop Mode; $T_j = 85^{\circ}\text{C}$ ; Watchdog running	P_4.4.20
Current consumption for active fail output (FO)	I <sub>Stop,FO</sub>	-	0.5	1.5	mA	<sup>2)</sup> All SBC Modes; $T_j = 25$ °C; FO = ON (no load);	P_4.4.21
Current consumption Fast Battery Monitoring in SBC Stop Mode	I <sub>Stop,FBM</sub>	-	5	-	μА	<sup>2)</sup> SBC Stop Modes; <b>VBSENSE_EN</b> = 1 <sub>B</sub> $T_j$ = 25°C;	P_4.4.30
Additional V <sub>s</sub> current consumption with Boost Module Active	I <sub>BOOST,ON</sub>	_	10	20	mA	<sup>2)</sup> SBC Normal / Stop Modes; $V_{\rm BSTx} < V_{\rm S} < V_{\rm BST,thx}$ <b>BOOST_EN</b> = 1 <sub>B</sub> ;	P_4.4.31

<sup>1)</sup> Current consumption for CANx transceiver and WK input to be added if set to be wake capable or receiver only.

<sup>2)</sup> Not subject to production test, specified by design.

<sup>3)</sup> Current consumption adders of features defined for SBC Sleep Mode also apply for SBC Stop Mode and vice versa (unless otherwise specified).

<sup>4)</sup> No pull-up or pull-down configuration selected.

<sup>5)</sup> Cyclic wake configuration: Timer with 20 ms period.

## Multi-CAN Power+ System Basis Chip



#### **System Features**

## 5 System Features

This chapter describes the system features and behavior of the TLE9278BQX V33:

- · State machine and SBC mode control.
- · Device configurations.
- State of supply and peripherals.
- · Wake features.
- Supervision and diagnosis functions.

The System Basis Chip is controlled via a 16-bit SPI interface. A detailed description can be found in **Chapter 13**. The configuration as well as the diagnosis is handled via the SPI. The SPI mapping of the TLE9278BQX V33 is compatible to other devices of TLE926x and TLE927x family.

The System Basis Chip (SBC) offers six operating modes:

- SBC Init Mode: power-up of the device and after soft reset.
- SBC Normal Mode: the main operating mode of the device.
- SBC Stop Mode: the first-level power saving mode with the main voltage regulator enabled.
- SBC Sleep Mode: the second-level power saving mode with Buck regulator disable.
- SBC Restart Mode: an intermediate mode after a wake event from SBC Sleep or SBC Fail-Safe Mode or after a failure (e.g. WD failure in config 1/3) to bring the microcontroller into a defined state via a reset. Once the failure condition is not present anymore, the device will automatically change to SBC Normal Mode after a delay time (tpn).
- SBC Fail-Safe Mode: a safe-state mode after critical failures (e.g. TSD2 thermal shutdown) to bring the system into a safe state and to ensure a proper restart of the system. Buck regulator is disabled.

A special mode called SBC Development Mode is available during software development or debugging of the system. All of the operating modes mentioned above can be accessed in this mode. However, the watchdog counter is stopped and does not need to be triggered. This mode can be accessed by setting the TEST pin to GND during SBC Init Mode.

#### 5.1 State Machine Description and SBC Mode Control

The different SBC Modes are selected via SPI by setting the respective SBC MODE bits in the register M S CTRL.

The SBC MODE bits are cleared when going trough SBC Restart Mode, so the current SBC mode is always shown.

Figure 3Figure 4 shows the SBC State Diagram.



#### **System Features**




Figure 3 State Diagram showing the SBC Operating Modes



#### **System Features**




Figure 4 State Diagram showing the SBC Operating Modes

#### Multi-CAN Power+ System Basis Chip



**System Features** 

#### 5.1.1 Device Configuration and SBC Init Mode

The SBC Init Mode is the mode where the hardware configuration of the SBC is stored and where the microcontroller finishes the initialization phase.

The SBC starts up in SBC Init Mode after crossing the power-on reset  $V_{POR,r}$  threshold (see also **Chapter 12.3**) and the watchdog will start with a long open window ( $t_{LW}$  typical 200ms) after the RSTN is released. During this power-on phase following configurations are stored in the device:

- Supply and Power up configurability.
- The device behavior regarding a watchdog trigger failure and a VIO overvoltage condition is determined by the external circuitry on the INTN pin (see below).
- The selection of the normal device operation or the SBC Development Mode (watchdog disabled for debugging purposes) will be set depending on the voltage level of the FO/TEST pin (see also Chapter 5.1.7).

#### 5.1.1.1 Supply and Power up configurability

The pin VIO of TLE9278BQX V33 has to be connected to VCC1. The pin PCFG can be left open or connected to GND.

The **Table 5** shows the only allowed combinations and related behavior.

Table 5 Supply and power up Configurability

VCC1 Output Voltage	PCFG pin	VIO Supply	μC Supply	VEXT Output voltage	VEXT Behavior	Supervision Functions
$V_{\rm CC1} = 3.3 \text{ V}$	Open	VCC1	VCC1	Configurable via SPI using VEXT_VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active
$V_{\rm CC1} = 3.3 \rm V$	GND	VCC1	VCC1	Configurable via SPI using VEXT_VCFG	SPI configurable, OFF after Power Up	Supervision functions on VIO with 3.3 V level; VREG_UV SPI status bit active

Note: VIO can be connected only to VCC1.

#### 5.1.1.2 Watchdog trigger failure configuration

There are four different device configurations (**Table 6**) available defining the watchdog failure and the VIO overvoltage behavior. The configurations can be selected via the external connection on the INTN pin and the SPI bit **CFG2** in the **HW\_CTRL\_0** register (see also **Chapter 13.4**):

- A watchdog trigger failures leads to SBC Restart Mode (Config 1/3) and depending on CFG2 the Fail Output (FO) are activated after the 1st or 2nd watchdog trigger failure;
   If VIO\_OV\_RST is set and in Config 1/3, then SBC Restart Mode will be entered in case of VIO\_OV and the FO is activated.
- A watchdog trigger failures leads to SBC Fail-Safe Mode (Config 2/4) and depending on CFG2 the Fail
  Output (FO) are activated after the 1st or 2nd watchdog trigger failure. The first watchdog trigger failure in
  Config 4 will lead to SBC Restart Mode;

#### **Multi-CAN Power+ System Basis Chip**



#### **System Features**

If **VIO\_OV\_RST** is set and in Config 2/4, then SBC Fail-Safe Mode will be entered in case of **VIO\_OV** and the FO is activated.

The respective device configuration can be identified by reading the SPI bits **CFG2\_STATE** and **CFG1\_STATE** in the **WK\_LVL\_STAT** register.

Table 6 Watchdog Trigger Failure Configuration

Config	Event	FO Activation	SBC Mode Entry	SPI Bit CFG2	INTN Pin (CFG1_STATE)
1	1 × Watchdog Failure	after 1st WD Failure	SBC Restart Mode	1	External pull-up
2	1 × Watchdog Failure	after 1st WD Failure	SBC Fail-Safe Mode	1	No ext. pull-up
3	2 × Watchdog Failure	after 2nd WD Failure	SBC Restart Mode	0	External pull-up
4	2 × Watchdog Failure	after 2nd WD Failure	SBC Fail-Safe Mode	0	No ext. pull-up

The respective configuration will be stored for all conditions and can only be changed by powering down the device  $(V_S < \mathbf{V}_{POR,f})$ .

**Table 7** shows the possible SBC hardware configurations.

Table 7 SBC Configuration

Configuration	Description	FO/Test Pin	INTN Pin (CFG1_ST ATE)	CFG2_STA TE	CFG1_STA TE
Config 0	SBC Development Mode: no reset is triggered in case of watchdog trigger failure. After the Power Up, one arbitrary SPI command must be sent.	0	-	X	X
Config 1	After missing the WD trigger for the first time, the state of VCC1 remains unchanged, FO pin is active, SBC in Restart Mode	Open or >V <sub>TEST,H</sub>	External pull-up to $V_{10}$	1	1
Config 2	After missing the WD trigger for the first time, VCC1 turns OFF, FO pin are active, SBC in Fail-Safe mode	Open or >V <sub>TEST,H</sub>	Open or GND	1	0
Config 3	After missing the WD trigger for the second time, the state of VCC1 remains unchanged, FO pin is active, SBC in Restart Mode	Open or >V <sub>TEST,H</sub>	External pull-up to $V_{10}$	0	1
Config 4	After missing the WD trigger for the second time, VCC1 turns OFF, FO pin is active, SBC in Fail-Safe mode	Open or >V <sub>TEST,H</sub>	Open or GND	0	0

In case of 3 consecutive resets due to WD fail, it is possible in Config 1 and 3 not to generate additional reset by setting the MAX\_3\_RST on WD\_CTRL.

**Figure 5** shows the timing diagram of the hardware configuration selection. The hardware configuration is defined during SBC Init Mode. The INTN pin is internally pulled LOW with a weak pull-down resistor during the reset delay time  $\mathbf{t}_{RD1}$ , i.e. after VIO crosses the reset threshold VRT1 and before the RSTN pin goes HIGH. The

#### **Multi-CAN Power+ System Basis Chip**



#### **System Features**

INTN pin is monitored during this time and the configuration (depending on the voltage level at INTN) is read and stored at the rising edge of RSTN (with a filter time of  $\mathbf{t}_{CEG}$  F).




Figure 5 Hardware Selection Timing Diagram

Note:

If the **POR** bit is not cleared then the internal pull-down resistor will be reactivated every time RSTN is pulled LOW the configuration will be updated at the rising edge of RSTN. Therefore it is recommended to clear the **POR** bit right after initialization.

#### **5.1.1.3 SBC Init Mode**

In SBC Init Mode, the device waits for the microcontroller to finish its startup and initialization sequence. In the SBC Init Mode any SPI command will bring the SBC to SBC Normal Mode. During the long open window the watchdog has to be triggered. Thereby the watchdog will be automatically configured. A missing watchdog trigger during the long open window will cause a watchdog failure and the device will enter SBC Restart Mode.

Wake events are ignored during SBC Init Mode and will therefore be lost.

Note: Any SPI command will bring the SBC to SBC Normal Mode even if non-valid (see **Chapter 13.2**).

Note: For a safe start-up, it is recommended to use the first SPI command to trigger and to configure the watchdog (see **Chapter 12.2**).

waterdog (see Chapter 12.2).

Note: At power up, no  $VIO_UV$  will be issued nor will FO be triggered as long as VIO is below the  $V_{RT1}$  threshold and  $V_S$  is below the VIO short circuit detection threshold  $V_{S,UV}$ . The RSTN pin will be kept low as long as VIO is below the selected  $V_{RT1}$  threshold. As soon as the VIO is higher than  $V_{RT1}$ , the RSTN is released after  $t_{RD1}$ .

#### **Multi-CAN Power+ System Basis Chip**



#### **System Features**

#### 5.1.2 SBC Normal Mode

The SBC Normal Mode is the standard operating Mode for the SBC. All configurations have to be done in SBC Normal Mode before entering a low-power mode (see also **Chapter 5.1.6** for the device configuration defining the Fail-Safe Mode behavior). A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur. The configuration options are listed below:

- VCC1 is active, Buck in PWM Mode.
- VEXT can be switched ON or OFF.
- CANx is configurable (OFF coming from SBC Init Mode; OFF or wake capable coming from SBC Restart Mode, see also Chapter 5.1.5).
- Wake pin level can be monitored and can be selected to be wake capable.
- Cyclic wake period can be configured using TIMER\_CTRL\_0 and enabled by setting TIMER1\_WK\_EN.
- · Watchdog is configurable.
- FO is OFF by default.

In SBC Normal Mode, there is the possibility of testing the FO output, i.e. to verify if setting the FO pin to low will create the intended behavior within the system. The FO output can be enabled and then disabled again by the microcontroller by setting the FO\_ON SPI bit. This feature is only intended for testing purposes.

#### 5.1.3 SBC Stop Mode

The SBC Stop Mode is the first level technique to reduce the overall current consumption. All kind of settings have to be done before entering SBC Stop Mode. In SBC Stop Mode any kind of SPI write commands are ignored and the **SPI\_FAIL** bit is set, except for changing to SBC Normal Mode, triggering a SBC Soft Reset, refreshing the watchdog, changing modulation of the buck. The configuration options are listed below:

- VCC1 is ON, Buck in PFM Mode if I<sub>VCC1</sub> < I<sub>PFM-PWM,TH</sub>.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected for 'Receive Only Mode', to be wake capable or OFF.
- WK pin can be selected to be wake capable, PWM\_BY\_WK (switch PFM/PWM buck modulation) or OFF.
- Wake capability via cyclic wake can be selected.
- Watchdog is fixed or OFF (if WD disable sequence was executed).

A wake-up event on CANx and WK will create an interrupt on pin INTN however, no change of SBC Mode will occur.

In SBC Stop Mode, it is allowed to use the Boost module (enabled before to enter in SBC Stop Mode) in case of the  $V_S$  is dropping. The Boost works only in PWM and therefore the total amount of current consumption will increase.

Note:

It is not possible to switch directly from SBC Stop Mode to SBC Sleep Mode. Doing so will also set the **SPI\_FAIL** flag and will bring the SBC into Normal Mode via SBC Restart Mode.

#### 5.1.4 SBC Sleep Mode

The SBC Sleep Mode is the second level technique to reduce the overall current consumption to a minimum needed to react on wake-up events.

All settings must be done before entering SBC Sleep Mode. In case that SPI configurations in Sleep Mode have been sent to the SBC, the commands are ignored and no reactions from the SBC.

The configuration options are listed below:

## **Multi-CAN Power+ System Basis Chip**



#### **System Features**

- VCC1 is OFF.
- VEXT is fixed ON or OFF in accordance with SPI configuration.
- CANx can be selected to be wake capable or OFF.
- WK pin can be selected to be wake capable or OFF.

A wake-up event on CANx or WK pin will bring the device via SBC Restart Mode into SBC Normal Mode again and signal the wake event and corresponding sources.

It is not possible to switch off all wake sources in Sleep Mode. This will lead to SBC Normal Mode via SBC Restart Mode instead.

In order to enter SBC Sleep Mode successfully, all wake source signalization flags from **WK\_STAT\_0** and **WK\_STAT\_2** need to be cleared. If a failure to do so, will result in an immediate wake-up from SBC Sleep Mode by going via SBC Restart to Normal Mode.

Note:

As soon as the Sleep Command is sent, the Reset will go low to avoid any undefined behavior between SBC and microcontroller.

#### 5.1.5 SBC Restart Mode

There are multiple reasons to enter the SBC Restart Mode. The purpose of the SBC Restart Mode is to reset the microcontroller:

- From SBC Normal and Stop Mode, it is reached in case of undervoltage on VIO. In case of 4 consecutive
   VIO UV events, SBC Fail-Safe Mode is entered.
- From SBC Normal and Stop Mode it is reached in case of overvoltage on VIO in config 1/3 if VIO\_OV\_RST is set.
- Incorrect Watchdog triggering (depending of the configuration).
- From SBC Sleep and Fail-Safe Mode to ramp up VIO supply after wake event.

From SBC Restart Mode, the SBC goes automatically to SBC Normal Mode, i.e the mode is left automatically by the SBC without any microcontroller influence once the VIO\_UV condition is not present anymore and when the reset delay time ( $t_{RD1}$ ) has expired. The Reset Output (RSTN) is released at the transition.

Entering or leaving the SBC Restart Mode will not result in deactivation of the Fail output.

The following functions are not changed in SBC Restart mode:

- VEXT is fixed ON or OFF in accordance with SPI configuration.
- VCC1 is ON or ramping up.
- · BOOST is fixed or OFF.

**Table 8** contains detailed descriptions of the reason to restart:

Table 8 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode

SBC Mode	Event	DEV_STAT	WD_FAIL	VIO_UV	VIO_OV
Normal	Watchdog Failure	01	01	х	х
Normal	VIO undervoltage reset	01	XX	1	х
Normal	VIO overvoltage (VIO_OV_RST=1)	01	XX	х	1
Sleep Mode	Wake-up event	10	XX	х	х
Stop Mode	Watchdog Failure	01	01	х	Х

## Multi-CAN Power+ System Basis Chip



#### **System Features**

Table 8 Reasons for Restart - State of SPI Status Bits after Return to Normal Mode (cont'd)

SBC Mode	Event	DEV_STAT	WD_FAIL	VIO_UV	VIO_OV
Stop Mode	VIO undervoltage reset	01	XX	1	Х
Stop Mode	VIO overvoltage (VIO_OV_RST=1)	01	XX	х	1
Fail-Safe	Wake-up event	01	see "Reasons	for Fail-Safe,	Table 9"

#### 5.1.6 SBC Fail-Safe Mode

The purpose of this mode is to bring the system in a safe status after a failure condition by turning off the VCC1 and VEXT supply and the FO pin is automatically activated. After a wake-up event the system is then able to restart again.

The Fail-Safe Mode is automatically reached in case of:

- Overtemperature condition (TSD2).
- After 1 or 2 watchdog fails (depending on config setting).
- At the 4th consecutive VIO undervoltage event.
- From SBC Normal and Stop Mode, in case of overvoltage on VIO in config 2/4, if VIO\_OV\_RST is set.
- VIO is shorted to GND.
- VIO is below the VRTx for time longer than t<sub>VIO.SC</sub>.

In this case, the default wake sources are activated, the wake-up events are cleared in the register **WK\_STAT\_0** and **WK\_STAT\_2**.

The mode will be maintained for at least  $\mathbf{t_{TSD2}}$  in case of TSD2 event and  $\mathbf{t_{FS,min}}$  in case of other failure events to avoid any fast toggling behavior. All wake sources will be masked during this time but the wake-up events will be stored. Stored wake-up events and wake-up event after this minimum waiting time, will lead to SBC Restart Mode. Leaving the SBC Fail-Safe Mode will not result in deactivation of the Fail Output pin.

The following functions are influenced during SBC Fail-Safe Mode:

- FO output is activated.
- VCC1 is OFF.
- VEXT is OFF.
- CANx is wake capable.
- WK is wake capable (in case that PWM\_BY\_WK was set, moving to SBC Fail-Safe Mode will clear the bit).
- Cyclic wake is disabled.

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode

Mode	Config	Event	DEV_STAT	TSD2	WD_FAIL	VIO_UV	VIO_SC	VIO_OV
Normal	2	1 × watchdog failure	01	х	01	х	0	х
Normal	4	2 × watchdog failure	01	х	10	х	0	х
Normal	1, 2, 3, 4	TSD2	01	1	xx	х	0	х
Normal	1, 2, 3, 4	VIO short to GND	01	х	xx	1	1	х
Normal	2, 4	VIO overvoltage (VIO_OV_RST=1, CFG2=1)	01	Х	xx	х	0	1

#### Multi-CAN Power+ System Basis Chip



#### **System Features**

Table 9 Reasons for Fail-Safe - State of SPI Status Bits after Return to Normal Mode (cont'd)

Mode	Config	Event	DEV_STAT	TSD2	WD_FAIL	VIO_UV	VIO_SC	VIO_OV
Stop Mode	2	1 × watchdog failure	01	Х	01	х	0	х
Stop Mode	4	2 × watchdog failure	01	х	10	х	0	х
Stop Mode	1, 2, 3, 4	TSD2	01	1	xx	х	0	х
Stop Mode	1, 2, 3, 4	VIO short to GND	01	х	xx	1	1	х
Stop Mode	2, 4	VIO overvoltage (VIO_OV_RST=1, CFG2=1)	01	х	xx	х	0	1

#### 5.1.7 SBC Development Mode

The SBC Development Mode is used during development phase of the application, especially for software development.

Compared to the default SBC user mode operation, this mode is a super set of the state machine. The device will start also in SBC Init Mode and it is possible to use all the SBC Modes and functions with following differences:

- Watchdog is stopped and does not need to be triggered. Therefore no reset is triggered due to watchdog failure.
- SBC Fail-Safe and Restart Mode are not reached due to watchdog failure but the other reasons to enter these modes are still valid.
- CANx default value in SBC INIT MODE is ON instead of OFF.

The mode is reached by setting the FO/TEST pin to LOW for the entire SBC INIT Mode and by sending an arbitrary SPI command. The SBC Init Mode is reachable after the power-up or sending a software reset.

SBC Development Mode can only be left by a power-down or by providing a SBC Software Reset using the **MODE** bits on **M\_S\_CTRL** register regardless the FO/TEST pin level.

When the FO/TEST pin is left open, or connected to  $V_{\rm S}$  during the start-up, the SBC starts into normal operation. The FO/TEST pin has an integrated pull-up resistor (switched ON only during SBC Init Mode) to prevent the SBC device from starting in SBC Development Mode during normal life of the vehicle. To avoid any disturbances, the FO/TEST pin is monitored during the SBC Init Mode when the RSTN is HIGH until SBC Init Mode is left. Only if the FO/TEST pin is LOW for the Init Mode time when the RSTN is HIGH, SBC Development Mode is reached and stored.



#### **System Features**

#### 5.2 **Wake Features**

Following wake sources are implemented in the device:

- Static Sense: WK input is permanently active (see **Chapter 9**).
- Cyclic Wake: internal wake source controlled via internal timer (see Chapter 5.2.1).
- CANx wake: wake-up via CAN message (see **Chapter 8**).

The wake source must be set before entering in SBC Sleep Mode. In case of critical situation, when the device will be set into SBC Fail-Safe mode, all default wake sources will be activated. For additional information about setting, refer to the respective chapters.

#### 5.2.1 **Cyclic Wake**

The cyclic wake feature is intended to reduce the quiescent current of the device and application.

When the cyclic wake is enabled, a periodic INTN is generated in SBC Normal and Stop Mode based on the setting of TIMER\_CTRL\_0.

The correct sequence to configure the cyclic wake is shown in **Figure 6**. The sequence is as follows:

- Disable the cyclic wake feature to ensure that there is not unintentional interrupt when activating cyclic wake ( $TIMER1_WK_EN = 0$ ).
- Configure the cyclic wake timer period in **TIMER\_CTRL\_0** register.
- Enable the cyclic wake as a wake-up source in the register WK\_CTRL\_0 (TIMER1\_WK\_EN = 1).




Figure 6 **Cyclic Wake: Configuration and Sequence** 

#### **Internal Timer** 5.2.2

The integrated timer is typically used to wake up the microcontroller periodically (cyclic wake). Following periods can be selected via the register **TIMER\_CTRL\_0**:

Period: 10ms / 20ms / 50ms / 100ms / 200ms / 1s / 2s

DC/DC Regulator



# 6 DC/DC Regulator

#### 6.1 Block Description

The SMPS module in the TLE9278BQX V33 is implemented as a cascade of a step-up regulator followed by a step-down post-regulator. The step-up regulator (DC/DC Boost converter) provides a  $V_{\rm S}$  level which permits the step-down post-regulator (DC/DC Buck converter) to regulate without entering a low-drop condition.

The SMPS module is active in SBC Normal, Stop and Restart Mode. In SBC Sleep and Fail-Safe Mode, the SMPS module is disabled.




Figure 7 DC/DC Block Diagram

#### **Functional Features**

- 3.3 V SMPS (DC/DC) Buck Regulator with integrated high-side and low-side power switching transistor.
- SMPS (DC/DC) Boost Regulator for low  $V_{SUP}$  supply voltage with integrated power transistor.
- Adjustable output DC/DC Boost pre-regulator voltage via SPI.
- Fixed switching frequency for Buck and Boost Regulator in SBC Normal Mode in PWM (Pulse Width Modulation).
- PFM (Pulse Frequency Modulation) for Buck converter in SBC Stop Mode to reduce the quiescent current.
- Automatic transition PFM to PWM in SBC Stop Mode.
- · Soft start-up.

#### Multi-CAN Power+ System Basis Chip



#### DC/DC Regulator

- Edge Shaping for better EMC performances for Buck and Boost regulator.
- Undervoltage monitoring via VIO pin with adjustable reset level (refer to **Chapter 12.7**).
- Overvoltage detection via VIO pin activates the FO pin in case that VIO\_OV\_RST bit is set (refer to Chapter 12.8).
- · Buck short circuit detection.
- Buck 100% Duty Cycle at low V<sub>S</sub> operation.
- Buck overcurrent peak detection.
- Boost overcurrent peak detection.

#### 6.1.1 Functional Description of the Buck Converter




Figure 8 Buck Block Diagram

The DC/DC Buck converter is intended as post-regulator (VCC1) and it provides a step down converter function transferring energy from  $V_S$  to a lower output voltage with high efficiency (typically more than 80%). The output voltage is 3.3 V in a current range up to 750 mA. It is regulated via a digital loop with a precision of  $\pm 2\%$ . It requires an external inductor and capacitor filter on the output switching pin (BCKSW). The Buck regulator has integrated high-side and low-side power switching transistors. The compensation of the regulation loop is done internally and no additional external components are needed.

A typical application example and external components proposal is available in **Chapter 14.1**.

The Buck converter is active in SBC Normal, Stop and Restart Mode and it is disabled in SBC Sleep and Fail-Safe Mode.

Depending on the SBC Mode, the Buck converter works in two different modes:

• PWM Mode (Pulse Width Modulation): This mode is available in SBC Normal Mode, SBC Restart Mode and SBC Stop Mode (only for automatic or manual PFM to PWM transitions. Refer to **Chapter 6.2.2**). In PWM, the Buck converter operates with a fixed switching frequency (**f**<sub>BUK</sub>). The duty cycle is calculated internally based on input voltage, output voltage and output current. The precision is ±2% on input supply and output current range (refer to **Figure 13** for more information). In PWM Mode, the Buck converter is capable of a 100% duty cycle in case of low V<sub>S</sub> conditions. In order to reduce EMC, the edge shaping feature has been implemented to control the activation and deactivation of the two power switches.

#### **Multi-CAN Power+ System Basis Chip**



#### DC/DC Regulator

• PFM Mode (Pulse Frequency Modulation): This mode is activated automatically when the SBC Stop Mode is entered. The PFM Mode is an asynchronous mode. PFM Mode does not have a controller switching frequency. The switching frequency depends on conditions of the Buck regulator such as the following: input supply voltage, output voltage, output current and external components. A typical timing diagram is shown in **Figure 9**. The Buck converter in PFM Mode has a tolerance of ±4%. The transition from PFM mode to PWM mode is described in **Chapter 6.2.2**.




Figure 9 Typical PFM timing diagram

#### 6.1.1.1 Startup Procedure (Soft Start)

The Startup Procedure (Soft Start) permits to achieve the Buck regulator output voltage avoiding large overshoot on the output voltage. This feature is activated during the power-up, from SBC Sleep to Restart Mode and from SBC Fail-Safe to SBC Restart Mode.

When the Buck regulator is activated, it starts in open loop with a minimum duty cycle which is maintained for a limited number of switching periods. After this first phase, the duty cycle is linearly increased by a fixed step and it is maintained for a limited number of switching periods for each duty cycle step. This procedure is repeated until the target output voltage value of the Buck regulator is reached. As soon as the Buck regulator output voltage is reached, the regulation loop is closed and it starts to operate normally using PWM Mode adjusting the duty cycle according to the Buck input and output voltages and the output current.

#### 6.1.1.2 Buck regulator Status register

The register **SMPS\_STAT** contains information about the open or short conditions on BCKSW pin. No SBC Mode or configuration changes are triggered if one bit on **SMPS\_STAT** register is set.

#### 6.1.1.3 External components

The Buck converter needs one inductor and output capacitor filter. The inductor has a fixed value of 47  $\mu$ H. Secondary parameters such as saturation current must be selected based on the maximum current capability needed in the application.

The output filter capacitors are two parallel 22  $\mu$ F ceramic capacitor. For additional information, refer to **Chapter 14.1**.



**DC/DC Regulator** 

#### 6.1.2 Functional Description of the Boost Converter




Figure 10 Boost Block Diagram

The Boost converter is intended as a pre-regulator and it provides a step up converter function. It transfers energy from an input supply  $V_{SUP}$  (battery voltage after reverse protection circuit) to a higher output voltage  $(V_S)$  with high efficiency (typically more than 80%).

The regulator integrates the power switching and the sense resistor for overcurrent detection.

The Boost regulator can be enabled in SBC Normal Mode via SPI (register  $HW\_CTRL\_0$ , bit  $BOOST\_EN$ ) and four output voltage values are selectable via  $BOOST\_V$ . The Boost regulator can also be active in SBC Stop and Restart Mode. The selected boost output voltage will automatically define the voltage thresholds where the boost will be ON ( $V_{BST,TH1}$ ,  $V_{BST,TH2}$ ,  $V_{BST,TH3}$  and  $V_{BST,TH4}$ ). If the Boost regulator is enabled, it switches ON automatically when  $V_S$  falls below the selected threshold voltage and switches OFF when crossing this threshold including hysteresis again. The bit  $BST\_ACT$  on  $SMPS\_STAT$  register indicates that the Boost has been activated.

The Boost output voltage can be changed only if **BOOST\_EN** is set to 0. In case that the boost output voltage configuration changes with **BOOST\_EN** set to 1, the **SPI\_FAIL** bit is set and the command is ignored.

Figure 11 shows the typical timing for enabling the Boost converter.




Figure 11 Boost converter activation

#### **Multi-CAN Power+ System Basis Chip**



#### **DC/DC Regulator**

The Boost regulator works in PWM Mode with fixed frequency ( $f_{BST}$ ) and a tolerance of ±3%. If the Boost is enabled in Stop Mode, the quiescent current in the SBC is increased (P\_4.4.31).

#### 6.1.2.1 **Boost Regulator Status register**

The register SMPS\_STAT contains information about the open or short conditions on Boost pins including loss of GND detection. No SBC mode or configuration is triggered if one bit is set on the **SMPS\_STAT** register.

#### 6.1.2.2 **External Components**

The Boost converter requires a number of external components such as the following: input buffer capacitor on the battery voltage, inductor, freewheeling diode and filter capacitors.

For recommend external components and corresponding values, refer to **Chapter 14.1**.

#### Multi-CAN Power+ System Basis Chip



DC/DC Regulator

#### **6.2** Power Scenarios

The chapter describes the features and performance of the Buck regulator according to SBC modes. The Boost module works only in SBC Normal or Stop Mode using PWM modulation (refer also to **Chapter 6.1.2**).

#### 6.2.1 Buck behavior in SBC Normal Mode

In SBC Normal Mode the Buck works is in PWM mode with fixed switching frequency. All supervision functions for Buck converter are available in SBC Normal Mode and available depending the device configuration (Chapter 5.1.1). For additional details on the supervision functions, refer to Chapter 12.7, Chapter 12.8, Chapter 12.9 and Chapter 12.11.

#### 6.2.2 Buck behavior in SBC Stop Mode

The SBC Stop Mode operation is intended to reduce the total amount of quiescent current while still providing output voltage. In order to achieve this, the Buck regulator changes the modulation from PWM (Pulse Width Modulation) to PFM (Pulse Frequency Modulation) when entering SBC Stop Mode.

In SBC Stop Mode, the Buck modulation can change as follow:

- Buck module always in PFM modulation (default setting).
- Automatically change from PFM to PWM (setting PWM\_AUTO).
- Modulation is controlled by the WK pin (setting PWM\_BY\_WK).

If the **PWM\_BY\_WK** and **PWM\_AUTO** are set at the same time, the **PWM\_AUTO** has highest priority and PWM automatic transition will be used.

If **PWM\_BY\_WK** and **PWM\_AUTO** are at the same time set to 0, the buck module remains in PFM in SBC Stop Mode.

If in SBC Stop Mode the Buck modulation is PWM, the buck output voltage tolerance and output current capability are like SBC Normal Mode (P\_6.5.13 and P\_6.5.46).

#### 6.2.2.1 Automatic Transition from PFM to PWM in SBC Stop Mode

If more current is needed, an automatic transition from PFM to PWM mode is implemented. When the Buck regulator output current exceeds the I<sub>PFM-PWM,TH</sub> threshold, the Buck module changes the modulation to PWM and an INTN event is generated. In addition, the **PFM\_PWM** bit on **WK\_STAT\_0** is set.

In order to set the Buck modulation again in PFM mode, a SBC Stop Mode command has to be write to M\_S\_CTRL register. This command has to be sent when the required Buck output current is below the I<sub>PFM-PWM,TH</sub> threshold.

By default, the feature is disable. To enable the automatic transition from PFM to PWM, the **PWM\_AUTO** bit in **HW\_CTRL\_0** has to be set before entering SBC Stop Mode.

When entering SBC Stop Mode, the automatic transition from PFM to PWM mode is activated after the transition time ( $t_{lag}$ ), during which the Buck regulator loop changes the modulation technique. **Figure 12** shows the timing transition from SBC Normal to Stop Mode.

The transition time  $\mathbf{t}_{lag}$  is always implemented in case of transition from PWM to PFM modulation.



#### DC/DC Regulator




Figure 12 Transition from SBC Normal to SBC Stop Mode

The t<sub>lag</sub> can be configured via SPI using the PWM\_TLAG in HW\_CTRL\_0 register.

The automatic transition from PFM to PWM can be disabled by setting the **PWM\_AUTO** to 0 in the **HW\_CTRL\_0** register.

#### 6.2.2.2 Manual Transition from PFM to PWM in SBC Stop Mode

The PFM to PWM transition can also be controlled by the microcontroller or an external signal by using the WK pin as a trigger signal in SBC Stop Mode.

When the **PWM\_BY\_WK** bit is set to 1, the Buck regulator can be switched from PFM to PWM using the WK pin. A LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode. In this configuration, the transition time **t**<sub>lag</sub> is not taken into account because a defined signal from microcontroller or external source is expected.

#### 6.2.2.3 SBC Stop to Normal Mode transition

The microcontroller sends an SPI command to switch from SBC Stop Mode to SBC Normal Mode. In this transition, the Buck regulator changes the modulation from PFM to PWM.

Once the SPI command for the SBC Normal Mode transition is received, the Buck output current is able to rise above the specified maximum Stop Mode current (I<sub>PFM-PWM,TH</sub>).

If the transition from SBC Stop Mode to SBC Normal Mode is carried out when the Boost is enabled and operating, it will continue to operate without any changes.

#### 6.2.3 Buck behavior in SBC Sleep or Fail Safe Mode

In SBC Sleep or Fail Safe Mode, the Buck and Boost converter are off and not operating. The lowest quiescent current is achievable.

#### 6.2.3.1 SBC Sleep/Fail Safe Mode to SBC Normal Mode transition

In case of a wake-up event from WK pin or transceivers, the SBC will be set to SBC Restart Mode and as soon as the reset is released, into SBC Normal Mode.

In SBC Restart Mode, the Buck regulator is activated and ramping-up. The Boost regulator is activated and ramping-up again (in case the  $V_S$  is below the selected threshold) in according the configuration selected in SBC Normal Mode. As soon as the Buck output voltage exceeds the reset threshold, the RSTN pin is released.

## **Multi-CAN Power+ System Basis Chip**



**DC/DC Regulator** 

## **6.3** Electrical Characteristics

## Table 10 Electrical Characteristics

 $T_{\rm j}$  = -40°C to +150°C;  $V_{\rm S}$  = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number	
		Min.	Тур.	Max.		Test Condition		
Buck Regulator								
Output Voltage PWM including Line and Load regulation	V <sub>CC1,out1</sub>	3.23	3.3	3.37	V	SBC Normal Mode (PWM)  1 mA < $I_{VCC1}$ < 750 mA  6.5 V < $V_{S}$ < 28 V  Boost Disable	P_6.5.13	
Output Voltage PWM including Line and Load regulation	V <sub>CC1,out1</sub>	3.23	3.3	3.37	V	1) SBC Normal Mode (PWM) $I_{VCC1} = 400 \text{ mA}$ $V_S = 4 \text{ V}$ Boost Disable	P_6.5.46	
Output Voltage PFM including Line and Load regulation	V <sub>CC1,out2</sub>	3.16	3.3	3.44	V	SBC Stop Mode (PFM) 10 $\mu$ A < $I_{VCC1}$ < $I_{PFM}$ PWM,TH 6.5 V < $V_{S}$ < 28 V Boost Disable	P_6.5.14	
Output Voltage PFM including Line and Load regulation	V <sub>CC1,out3</sub>	3.18	3.3	3.39	V	SBC Stop Mode (PFM) $10 \mu A < I_{VCC1} < 50 mA$ $6.5 V < V_{S} < 28 V$ Boost Disable	P_6.5.48	
Power Stage on-resistance High-Side	R <sub>DSON1,HS</sub>	-	_	1.3	Ω	$V_S = 6.5 \text{ V}$ $I_{VS} = 100 \text{ mA}$	P_6.5.3	
Power Stage on-resistance Low-Side	R <sub>DSON1,LS</sub>	_	_	1.3	Ω	I <sub>BCKSW</sub> = 100 mA	P_6.5.20	
Overcurrent peak limitation internal high side	I <sub>BCK_LIM,TH</sub>	0.85	1.05	1.2	А	V <sub>S</sub> > 6.5 V	P_6.5.40	
Buck switching frequency	$f_{BUK}$	405	450	495	kHz	SBC Normal Mode (PWM)	P_6.5.5	
Automatic transition PFM to PWM threshold	I <sub>PFM</sub> - PWM,TH	80	110	150	mA	1) SBC Stop Mode (PFM) 6.5 V < V <sub>S</sub> < 28 V	P_6.5.6	
Transition time from PWM to PFM	t <sub>lag</sub>	-	1	-	ms	1) PWM_TLAG=1 (on HW_CTRL_0)	P_6.5.15	
Transition time from PWM to PFM	t <sub>lag</sub>	-	100	_	μs	1) PWM_TLAG=0 (on HW_CTRL_0)	P_6.5.16	

#### **Boost Regulator**

## **Multi-CAN Power+ System Basis Chip**



#### **DC/DC Regulator**

#### Table 10 **Electrical Characteristics** (cont'd)

 $T_i = -40$ °C to +150°C;  $V_S = 5.5$  V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Symbol	Values			Unit	Note or	Number	
	Min.	Тур.	Max.		<b>Test Condition</b>		
V <sub>BST1</sub>	6.5	6.7	6.9	V	<sup>2)</sup> SBC Normal Mode $V_{\text{SUP}} = 3 \text{ V}$ $I_{\text{VS}} = 550 \text{ mA}$ Boost enabled <b>BOOST_V</b> = $00_{\text{B}}$	P_6.5.7	
V <sub>BST2</sub>	7.76	8	8.24	V	$V_{SUP} = 3V$ $V_{VS} = 450 \text{ mA}$ Boost enabled BOOST_V = $01_{B}$	P_6.5.8	
V <sub>BST3</sub>	9.7	10	10.3	V	<sup>2)</sup> SBC Normal Mode $V_{SUP} = 3 \text{ V}$ $I_{VS} = 300 \text{ mA}$ Boost enabled BOOST_V = $10_{\text{B}}$	P_6.5.28	
V <sub>BST4</sub>	11.64	12	12.36	V	<sup>2)</sup> SBC Normal Mode $V_{\text{SUP}} = 3 \text{ V}$ $I_{\text{VS}} = 250 \text{ mA}$ Boost enabled BOOST_V = 11 <sub>B</sub>	P_6.5.31	
V <sub>BST,TH1</sub>	6.50	7	7.30	V	Boost enabled, V <sub>S</sub> falling BOOST_V = 00 <sub>B</sub>	P_6.5.9	
V <sub>BST,TH2</sub>	7.90	8.5	8.90	V	Boost enabled, V <sub>S</sub> falling BOOST_V = 01 <sub>B</sub>	P_6.5.18	
V <sub>BST,TH3</sub>	9.80	10.5	10.80	V	Boost enabled, V <sub>S</sub> falling BOOST_V = 10 <sub>B</sub>	P_6.5.34	
V <sub>BST,TH4</sub>	11.7	12.5	13.0	V	Boost enabled, V <sub>S</sub> falling BOOST_V = 11 <sub>B</sub>	P_6.5.35	
V <sub>BST,HYS</sub>	0.35	0.5	0.70	V	Boost enabled	P_6.5.10	
I <sub>BST_LIM,TH</sub>	1.7	2.0	2.3	A	Boost enable V <sub>SUP</sub> ≥ 3 V	P_6.5.11	
$f_{BST}$	405	450	495	kHz	SBC Normal Mode (PWM)	P_6.5.12	
	VBST1  VBST2  VBST3  VBST,TH1  VBST,TH2  VBST,TH4  VBST,TH4  VBST,HYS  VBST,LIM,TH	Min.         VBST1       6.5         VBST2       7.76         VBST3       9.7         VBST4       11.64         VBST,TH1       6.50         VBST,TH2       7.90         VBST,TH3       9.80         VBST,TH4       11.7         VBST,HYS       0.35         VBST_LIM,TH       1.7	Min.         Typ.           VBST1         6.5         6.7           VBST2         7.76         8           VBST3         9.7         10           VBST4         11.64         12           VBST,TH1         6.50         7           VBST,TH2         7.90         8.5           VBST,TH4         11.7         12.5           VBST,HYS         0.35         0.5           VBST_LIM,TH         1.7         2.0	Min.         Typ.         Max.           V <sub>BST1</sub> 6.5         6.7         6.9           V <sub>BST2</sub> 7.76         8         8.24           V <sub>BST3</sub> 9.7         10         10.3           V <sub>BST4</sub> 11.64         12         12.36           V <sub>BST,TH1</sub> 6.50         7         7.30           V <sub>BST,TH2</sub> 7.90         8.5         8.90           V <sub>BST,TH3</sub> 9.80         10.5         10.80           V <sub>BST,TH4</sub> 11.7         12.5         13.0           V <sub>BST_LIM,TH</sub> 1.7         2.0         2.3	Min.         Typ.         Max.           V <sub>BST1</sub> 6.5         6.7         6.9         V           V <sub>BST2</sub> 7.76         8         8.24         V           V <sub>BST3</sub> 9.7         10         10.3         V           V <sub>BST3</sub> 11.64         12         12.36         V           V <sub>BST,TH1</sub> 6.50         7         7.30         V           V <sub>BST,TH2</sub> 7.90         8.5         8.90         V           V <sub>BST,TH3</sub> 9.80         10.5         10.80         V           V <sub>BST,TH4</sub> 11.7         12.5         13.0         V           V <sub>BST,HYS</sub> 0.35         0.5         0.70         V           I <sub>BST_LIIM,TH</sub> 1.7         2.0         2.3         A	Win.         Typ.         Max.         Test Condition           V <sub>BST1</sub> 6.5         6.7         6.9         V         2) SBC Normal Mode V <sub>SUP</sub> = 3 V I <sub>VS</sub> = 550 mA Boost enabled BOOST_V = 00 <sub>B</sub> V <sub>BST2</sub> 7.76         8         8.24         V         2) SBC Normal Mode V <sub>SUP</sub> = 3V I <sub>VS</sub> = 450 mA Boost enabled BOOST_V = 01 <sub>B</sub> V <sub>BST3</sub> 9.7         10         10.3         V         2) SBC Normal Mode V <sub>SUP</sub> = 3 V I <sub>VS</sub> = 300 mA Boost enabled BOOST_V = 10 <sub>B</sub> V <sub>BST4</sub> 11.64         12         12.36         V         2) SBC Normal Mode V <sub>SUP</sub> = 3 V I <sub>VS</sub> = 250 mA Boost enabled BOOST_V = 10 <sub>B</sub> V <sub>BST,TH1</sub> 6.50         7         7.30         V         Boost enabled, V <sub>S</sub> falling BOOST_V = 00 <sub>B</sub> V <sub>BST,TH2</sub> 7.90         8.5         8.90         V         Boost enabled, V <sub>S</sub> falling BOOST_V = 01 <sub>B</sub> V <sub>BST,TH3</sub> 9.80         10.5         10.80         V         Boost enabled, V <sub>S</sub> falling BOOST_V = 10 <sub>B</sub> V <sub>BST,TH4</sub> 11.7         12.5         13.0         V         Boost enabled, V <sub>S</sub> falling BOOST_V = 11 <sub>B</sub> V <sub>BST,HYS</sub> 0.35         0.5         0.70         V         Boost enabled           V <sub>BST,LIM,TH</sub> 1.7         2.0         2.3 <t< td=""></t<>	

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Values verified in characterization with Boost converter external components specified in Chapter 14.1. No subject to production test; specified by design. Refer to Figure 14 for additional information.

# infineon

# **DC/DC Regulator**




Figure 13 Maximum DCDC Buck current capability versus  $V_{\rm S}$ 

Note: **Figure 13** is based on characterization results overtemperature with external components specified in **Chapter 14.1**.




Figure 14 Maximum DCDC Boost current capability versus V<sub>SUP</sub>


Note: **Figure 14** is based on simulation results (specified by design), with Boost converter external components specified in **Chapter 14.1**.



**External Voltage Regulator** 

#### 7 **External Voltage Regulator**

#### 7.1 **Block Description**



**Functional Block Diagram** Figure 15

### **Functional Features**

- Low-drop voltage regulator with external PNP transistor (up to 400 mA with 470 m $\Omega$  shunt resistor).
- Four high voltage pins are used: VEXTIN, VEXTB, VEXTSH, VEXTREF.
- Dedicated supply input VEXTIN to supply from  $V_S$  or from VCC1 (Buck regulator output voltage) depending on the application.
- Configurable output voltages via SPI: 5.0 V, 3.3 V (default), 1.8 V and 1.2 V.
- $\geq$  4.7 µF ceramic capacitor at output voltage for stability, with ESR < 150 m $\Omega$  @ f = 10 kHz to achieve the voltage regulator control loop stability based on the safe phase margin (bode diagram).
- Overcurrent limitation can be configured with external shunt resistor.

### Multi-CAN Power+ System Basis Chip



# **External Voltage Regulator**

# 7.2 General Description

The external voltage regulator is used as an independent voltage regulator. The **VEXT\_VCFG** in **HW\_CTRL\_1** register set the VEXT output voltage. The **VEXT\_ON** in the **M\_S\_CTRL** register in SBC Normal Mode activates the VEXT voltage regulator.

The regulator will act in the respective SBC Mode as described in **Table 11**.

The maximum current I<sub>EXT\_max</sub> is defined by the shunt used. To protect the VEXT against overtemperature condition, the base driver has a dedicate temperature sensor. For detailed temperature protection features, refer to **Chapter 12.11**.

The status of VEXT is reported in the **SUP\_STAT\_1** register (for detailed protection features refer to **Chapter 12.10**).

Table 11 External Voltage Regulator State by SBC Mode

SBC Mode	Voltage Regulator Behavior
INIT Mode	OFF
Normal Mode	Configurable
Stop Mode	Fixed
Sleep Mode	Fixed
Restart Mode	Fixed
Fail-Safe Mode	OFF

Note:

The configuration of the VEXT voltage regulator behavior must be implemented immediately when the SBC Normal Mode is reached after power-up of the device. As soon as the bit **VEXT\_ON** is set for the first time, the configuration for VEXT cannot be changed anymore. The configuration cannot be changed as long as the device is supplied.

Note:

If the VEXT output voltage is supplying external off-board loads, the application must consider the series resonance circuit built by cable inductance and decoupling capacitor at load. Sufficient damping must be provided (e.g. series resistor with capacitor directly at device or 100  $\Omega$  Resistor between PNP collector and VEXTREF with 10  $\mu$ F cap on collector (see **Figure 16**).

# 7.2.1 Functional Description

This regulator offers with VEXT a second supply which could be used as off-board supply e.g. for sensors due to the integrated HV pins VEXTB, VEXTSH, VEXTREF.

### Multi-CAN Power+ System Basis Chip



# **External Voltage Regulator**




Figure 16 VEXT Hardware Setup

VEXT can be switched ON or OFF but the output voltage configuration cannot no longer be changed once activated.

An overcurrent detection function is realized with the external shunt (see **Chapter 7.4** for calculating the desired shunt value) and output current shunt voltage threshold (**V**<sub>shunt\_threshold</sub>). When this threshold is reached, IEXT is limited and only the overcurrent detection bit **VEXT\_OC** is set (no other reactions). This bit can be cleared via SPI once the overcurrent condition is no longer present. If the overcurrent detection feature is not needed, connect the VEXTSH pin to VEXT supply (VEXTIN pin).

If the VEXT is enabled, an undervoltage event is signaled with the bit VREG\_UV in the SUP\_STAT\_0 register.

# 7.3 External Components

The characterization is done with the BCP52-16 from Infineon ( $I_{EXT}$  < 200 mA) and with MJD253 from ON Semi.Other PNP transistors can be used. The functionality must be checked in the application.

**Figure 16** shows the hardware set up used.

Table 12 Bill of Materials for VEXT with BCP52-16

Device	Vendor	Reference / Value
C2	Murata	10 μF/10V GCM31CR71A106K64L
RSHUNT	-	1 Ω
T1	Infineon	BCP52-16

Note:

The SBC is not able to ensure a thermal protection of the external PNP transistor. The power handling capabilities for the application must therefore be chosen according to the selected PNP device and according to the PCB layout and the properties of the application to prevent thermal damage.

### **Multi-CAN Power+ System Basis Chip**



# **External Voltage Regulator**

**Bill of Materials for VEXT with MJD-253** Table 13

Device	Vendor	Reference / Value
C2	Murata	10 μF/10V GCM31CR71A106K64L
RSHUNT	-	470 mΩ
T1	ON-Semi	MJD253

#### **Calculation of R<sub>SHUNT</sub>** 7.4

The maximum current  $I_{\text{EXT\_max}}$  where the overcurrent detection bit is set (**VEXT\_OC** = 1 on the **SUP\_STAT\_1** register), is determined by the shunt resistor  $R_{SHUNT}$  and the Output Current Shunt Voltage Threshold (V<sub>shunt\_threshold</sub>).

The resistor can be calculated as following:

$$R_{SHUNT} = \frac{V_{shunt\_threshold}}{I_{EXT\_max}}$$
 (7.1)

#### 7.5 **Unused Pins**

In case the VEXT is not used in the application, connect the unused pins of VEXT as followed:

- Connect VEXTSH, VEXTIN to  $V_{\rm S}$  or leave open.
- Leave VEXTB open.
- Leave VEXTREF open.
- Keep VEXT disabled.

# **Multi-CAN Power+ System Basis Chip**



# **External Voltage Regulator**

#### **Electrical Characteristics** 7.6

#### **Electrical Characteristics** Table 14

 $V_S = 5.5 \text{ V}$  to 28 V;  $T_i = -40 ^{\circ}\text{C}$  to  $+150 ^{\circ}\text{C}$ ; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number	
		Min. Typ. Max.						
Parameters indepe	endent from T	est Set-ı	ир					
External Regulator Control Drive Current Capability	I <sub>EXTbase</sub>	40	60	80	mA	V <sub>EXTbase</sub> = 13.5 V	P_7.6.1	
Input Current V <sub>EXTref</sub>	I <sub>EXTref</sub>	_	3	10	μΑ	V <sub>EXTref</sub> = 3.3 V, 5 V, 1.8 V, 1.2 V	P_7.6.2	
Input Current V <sub>EXT</sub> Shunt Pin	I <sub>EXTshunt</sub>	1	3	10	μΑ	$V_{\text{EXTshunt}} = V_{\text{S}}$	P_7.6.3	
Output Current Shunt Voltage Threshold	$V_{ m shunt\_threshold}$	180	245	310	mV	1)	P_7.6.4	
Leakage current of $V_{\rm EXTbase}$ when VEXT disabled	I <sub>EXTbase_lk</sub>	_	-	5	μΑ	$V_{\text{EXTbase}} = V_{\text{S}};$ $T_{\text{j}} = 25^{\circ}\text{C}$	P_7.6.7	
Leakage current of $V_{\rm EXTshunt}$ when VEXT disabled	I <sub>EXTshunt_lk</sub>	_	-	5	μΑ	$V_{\text{EXTshunt}} = V_{\text{S}};$ $T_{\text{j}} = 25^{\circ}\text{C}$	P_7.6.25	
Base to emitter resistor	R <sub>BE</sub>	120	150	185	kΩ	$V_{\text{EXTbase}} = V_{\text{S}} - 0.3 \text{ V};$ $V_{\text{EXT}} \text{ OFF}$	P_7.6.9	
Active Peak Threshold VEXT (Transition threshold between high-power and low-power mode regulator)	I <sub>VEXT,Ipeak,r</sub>	-	50	_	μА	<sup>2)</sup> Drive current $I_{EXTbase}$ ; $I_{EXTbase}$ rising $V_{S} = 13.5 \text{ V}$ ; $-40^{\circ}\text{C} < T_{j} < 150^{\circ}\text{C}$	P_7.6.26	
Active Peak Threshold VEXT (Transition threshold between high-power and low-power mode regulator)	I <sub>VEXT,Ipeak,f</sub>	-	30	_	μА	<sup>2)</sup> Drive current I <sub>EXTbase</sub> ; $I_{EXTbase}$ falling $V_S = 13.5 \text{ V}$ ; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$	P_7.6.27	
Parameters depen	dent on the Te	est Set-u	ıp (with e	xternal P	NP devic	e MJD-253)		
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out1</sub>	4.9	5	5.1	V	$^{3)}$ SBC Normal Mode; <b>VEXT_VCFG</b> = $00_B$ $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 400 \text{ mA}$ ;	P_7.6.10	

# **Multi-CAN Power+ System Basis Chip**



# **External Voltage Regulator**

#### Table 14 **Electrical Characteristics** (cont'd)

 $V_{\rm S}$  = 5.5 V to 28 V;  $T_{\rm j}$  = -40°C to +150°C; SBC Normal Mode; all outputs open; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or Test Condition	Number	
		Min.	Тур.	Max.				
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out2</sub>	4.8	5	5.2	V	$^{3)}$ SBC Stop, Sleep Mode; <b>VEXT_VCFG</b> =00 <sub>B</sub> 5.5 V < $V_{\text{INEXT}}$ < 28 V 10 μA < $I_{\text{EXT}}$ < 20 mA;	P_7.6.21	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out3</sub>	3.23	3.3V	3.37	V	$^{3)}$ SBC Normal Mode; <b>VEXT_VCFG</b> =01 <sub>B</sub> $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$ ;	P_7.6.11	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out4</sub>	3.15	3.3V	3.45	V	$^{3)}$ SBC Stop, Sleep Mode; <b>VEXT_VCFG</b> =01 <sub>B</sub> $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10  \mu\text{A} < I_{\text{EXT}} < 20 \text{ mA};$	P_7.6.12	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out5</sub>	1.75	1.8	1.85	V	$^{3)}$ SBC Normal Mode; <b>VEXT_VCFG</b> = $10_B$ $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$ ;	P_7.6.13	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out6</sub>	1.7	1.8	1.9	V	$^{3)}$ SBC Stop, Sleep Mode; <b>VEXT_VCFG</b> =10 <sub>B</sub> 5.5 V < V <sub>INEXT</sub> < 28 V 10 μA < $I_{EXT}$ < 20 mA;	P_7.6.14	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out7</sub>	1.16	1.2	1.24	V	$^{3)}$ SBC Normal Mode; <b>VEXT_VCFG</b> =11 <sub>B</sub> $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10 \text{ mA} < I_{\text{EXT}} < 300 \text{ mA}$ ;	P_7.2.22	
External Regulator Output Voltage including Line and Load regulation	V <sub>EXT,out8</sub>	1.15	1.2	1.25	V	$^{3)}$ SBC Stop, Sleep Mode; <b>VEXT_VCFG</b> =11 <sub>B</sub> $5.5 \text{ V} < V_{\text{INEXT}} < 28 \text{ V}$ $10  \mu\text{A} < I_{\text{EXT}} < 20 \text{ mA};$	P_7.6.23	

<sup>1)</sup> Threshold at which the current limitation starts to operate.

<sup>2)</sup> Not subject to production test, specified by design.

<sup>3)</sup> Tolerance includes load regulation and line regulation.



**High Speed CAN Transceiver** 

# **8** High Speed CAN Transceiver

# 8.1 Block Description




Figure 17 Functional Block Diagram

# 8.2 Functional Description

The Controller Area Network (CAN) transceiver part of the SBC provides high-speed (HS) differential mode data transmission (up to 5 Mb) and reception in automotive and industrial applications. It works as an interface between the CAN protocol controller and the physical bus lines compatible with ISO 11898-2, 11898-5 as well as SAE J2284.

The CAN transceiver offers low power modes to reduce current consumption. This supports networks with partially powered down nodes. To support software diagnostic functions, a CAN Receive-only Mode is implemented.

It is designed to provide excellent passive behavior when the transceiver is switched off (mixed networks, clamp15/30 applications).

A wake-up from the CAN wake capable mode is possible via a message on the bus. Thus, the microcontroller can be powered down or idled and will be woken up by the CAN bus activities.

The CAN transceiver is designed to withstand the severe conditions of automotive applications and to support 12 V applications.

The different transceiver modes can be controlled via the SPI CANx bits.

Figure 18 shows the possible transceiver mode transitions when changing the SBC mode.



### **High Speed CAN Transceiver**




Figure 18 CAN Mode Control Diagram

### **CAN FD Support**

CAN FD stands for 'CAN with Flexible Data Rate'. It is based on the well established CAN protocol as specified in ISO 11898-1. CAN FD still uses the CAN bus arbitration method. The benefit is that the bit rate can be increased by switching to a shorter bit time at the end of the arbitration process and then returning to the longer bit time at the CRC delimiter before the receivers transmit their acknowledge bits. See also **Figure 19**. In addition, the effective data rate is increased by allowing longer data fields. CAN FD allows the transmission of up to 64 data bytes compared to the 8 data bytes from the standard CAN.




Figure 19 Bit Rate Increase with CAN FD vs. Standard CAN

CAN FD has to be supported by both the physical layer and the CAN controller. If the CAN controller cannot support CAN FD, then the respective CAN node must at least tolerate CAN FD communication. This CAN FD tolerant mode is implemented in the physical layer.

### Multi-CAN Power+ System Basis Chip



**High Speed CAN Transceiver** 

### 8.2.1 CAN OFF Mode

The CAN OFF Mode is the default mode after power-up of the SBC. It is available in all SBC Modes and is intended to completely stop CAN activities or when CAN communication is not needed. The CANH/L bus interface acts as a high impedance input with a very small leakage current. In CAN OFF Mode, a wake-up event on the bus will be ignored.

### 8.2.2 CAN Normal Mode

The CAN Transceiver is enabled via SPI in SBC Normal Mode. CAN Normal Mode is designed for normal data transmission/reception within the HS-CAN network. The mode is only available in SBC Normal Mode or SBC Init Mode if the SBC Development Mode is used. The bus biasing is set to VCAN/2.

### **Transmission**

The signal from the microcontroller is applied to the TXDCANx input of the SBC. The bus driver switches the CANH/L output stages to transfer this input signal to the CAN bus lines.

### **Enabling sequence**

The CAN transceiver requires an enabling time t<sub>CAN,EN</sub> before a message can be sent on the bus. This means that the TXDCANx signal can only be pulled LOW after the enabling time. If this is not ensured, then the TXDCANx needs to be set back to HIGH (=recessive) until the enabling time is completed. Only the next dominant bit will be transmitted on the bus. Figure 20 shows different scenarios and explanations for CAN enabling.




Figure 20 CAN Transceiver Enabling Sequence

### **Reduced Electromagnetic Emission**

To reduce electromagnetic emissions (EME), the bus driver controls CANH/L slopes symmetrically.

The slope control can be disabled using the CAN\_x\_Flash bits to achieve bite rate higher than 5 Mb.

# Reception

Analog CAN bus signals are converted into digital signals at RXDCANx via the differential input receiver.

### 8.2.3 CAN Receive Only Mode

In CAN Receive Only Mode (RXD only), the driver stage is de-activated but reception is still operational. This mode is available in SBC Normal and Stop Mode. The bus biasing is set to VCAN/2.



**High Speed CAN Transceiver** 

### 8.2.4 CAN Wake Capable Mode

This mode can be used in SBC Stop, Sleep, Restart and Normal Mode and it is used to monitor bus activities. It is automatically accessed in SBC Fail-Safe Mode. A valid wake-up pattern (WUP) on the bus results in a change of behavior of the SBC, as described in **Table 15**. As a signalization to the microcontroller, the RXDCANx pin is set LOW and will stay LOW until the CANx transceiver is changed to any other mode. After a wake-up event, the transceiver can be switched to CAN Normal Mode for communication using SPI command.

As shown in **Figure 21**, a wake-up pattern is signaled on the bus by two consecutive dominant bus levels for at least  $\mathbf{t_{Wake1}}$  (filter time  $t > \mathbf{t_{Wake1}}$ ), each separated by a recessive bus level of less than  $\mathbf{t_{Wake2}}$ .




Figure 21 WUP detection following the definition in ISO 11898-5

### **Rearming the Transceiver for Wake Capability**

After a bus wake-up event, the transceiver is woken. However, the CANx transceiver mode bits will still show wake capable (='01') so that the RXDCAN signal will be pulled low. There are two possibilities how the CAN transceiver's wake capable mode is enabled again after a wake event:

- The CAN transceiver mode must be toggled, i.e. switched from Wake Capable Mode to CAN Normal Mode, CAN Receive Only Mode or CAN Off, before switching to CAN Wake Capable Mode again.
- Rearming is done automatically when the SBC is changed to SBC Stop, Sleep, or SBC Fail-Safe Mode to
  ensure wake-up capability.

### **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

Note:

It is not necessary to clear the CAN wake-up bit CAN\_x\_WU to become wake capable again. It is sufficient to toggle the CAN mode.

### Wake-Up in SBC Stop and Normal Mode

In SBC Stop Mode, if a wake-up is detected, it is always signaled by the INTN output and in the **WK\_STAT\_0**, **WK\_STAT\_2** SPI registers. It is also signaled by RXDCANx pulled to low. The same applies for the SBC Normal Mode. The microcontroller should set the device from SBC Stop Mode to SBC Normal Mode; there is no automatic transition to SBC Normal Mode.

For functional safety reasons, the watchdog will be automatically enabled in SBC Stop Mode after a bus wake event in case it was disabled before (if bit **WD\_EN\_WK\_BUS** was configured to HIGH before).

### Wake-Up in SBC Sleep Mode

Wake-up is possible via a CAN message (filter time t > t<sub>Wake1</sub>). The wake-up automatically transfers the SBC into the SBC Restart Mode and from there to Normal Mode the corresponding RXDCANx pin in set to LOW. The microcontroller is able to detect the low signal on RXDCANx and to read the wake source out of the WK\_STAT\_0 or WK\_STAT\_2 register via SPI. No interrupt is generated when coming out of SBC Sleep Mode. The microcontroller can now for example switch the CAN transceiver into CAN Normal Mode via SPI to start communication.

Table 15 Action due to CAN Bus Wake-Up

SBC Mode	SBC Mode after Wake	VCC1	INTN	RXD
Normal Mode	Normal Mode	ON	LOW	LOW
Stop Mode	Stop Mode	ON	LOW	LOW
Sleep Mode	Restart Mode	Ramping Up	HIGH	LOW
Restart Mode	Restart Mode	ON	HIGH	LOW
Fail-Safe Mode	Restart Mode	Ramping up	HIGH	LOW

### 8.2.5 TXD Time-out Feature

If the TXDCANx signal is dominant for a time  $t > t_{TXD\_CAN\_TO}$ , in CAN Normal Mode, the TXD time-out function deactivates the transmission of the signal at the bus. This is implemented to prevent the bus from being blocked permanently due to an error. The transmitter is disabled and the transceiver is switched to Receive Only Mode. The failure is stored in the SPI flag CAN\_x\_FAIL. The CAN transmitter stage is activated again after the dominant time-out condition is removed and the transceiver is automatically switched back to CAN Normal Mode. The transceiver configuration stays unchanged.

### 8.2.6 Bus Dominant Clamping

If the HS-CAN bus signal is dominant for a time  $t > t_{BUS\_CAN\_TO}$ , regardless of the CAN transceiver mode a bus dominant clamping is detected and the SPI bit CAN\_x\_FAIL is set. The transceiver configuration stays unchanged.

### 8.2.7 Undervoltage Detection

The voltage at the CAN supply pin is monitored in CAN Normal Mode and CAN Receiver Only Mode. In case of VCAN undervoltage, the bit  $VCAN_{UV}$  is set and the SBC disables the transmitter stage. If the undervoltage condition is not present anymore (VCAN >  $V_{CAN_{UV},f}$ ), the transceiver is automatically switched back to CAN Normal Mode. The transceiver configuration stays unchanged.

# **Multi-CAN Power+ System Basis Chip**



**High Speed CAN Transceiver** 

# **8.3** Electrical Characteristics

# Table 16 Electrical Characteristics

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
CAN Supply Voltage					<u> </u>		
CAN Supply undervoltage detection threshold	V <sub>CAN_UV,f</sub>	4.5	-	4.75	V	CAN Normal Mode; VCAN falling;	P_8.3.1
<b>CAN Bus Receiver</b>							
Differential Receiver Threshold Voltage, recessive to dominant edge	$V_{\mathrm{diff,rd}\_N}$	-	0.80	0.90	V	$V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.2
Dominant state differential input voltage range	V <sub>diff_D_range</sub>	0.9	_	8.0	V	1) $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.60
Differential Receiver Threshold Voltage, dominant to recessive edge	V <sub>diff,dr_N</sub>	0.50	0.60	_	V	$V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V \leq VCM(CAN) \leq +12 V; CAN Normal Mode	P_8.3.3
Recessive state differential input voltage range	V <sub>diff_R_range</sub>	-3.0	-	0.5	V	1) $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}};$ -12 V $\leq$ VCM(CAN) $\leq$ +12 V; CAN Normal Mode	P_8.3.61
Common Mode Range	CMR	-12	_	12	٧	1)	P_8.3.4
CANH, CANL Input Resistance	R <sub>i</sub>	20	40	50	kΩ	CAN Normal / Wake capable Mode; -2 V ≤ VCANH/L ≤ +7 V Recessive state	P_8.3.5
Differential Input Resistance	R <sub>diff</sub>	40	80	100	kΩ	CAN Normal / Wake capable Mode; -2 V ≤ VCANH/L ≤ +7 V Recessive state	P_8.3.6
Input Resistance Deviation between CANH and CANL	DRi	-3	-	3	%	1) Recessive state VCANH = VCANL =5 V	P_8.3.7
Input Capacitance CANH, CANL versus GND	C <sub>in</sub>	-	20	40	pF	$^{2)}V_{TXD} = 5 V$	P_8.3.8
Differential Input Capacitance	C <sub>diff</sub>	_	10	20	pF	$^{2)}V_{TXD} = 5 V$	P_8.3.9

# **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

# **Table 16** Electrical Characteristics (cont'd)

Parameter	Symbol	Values		Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>	
Wake-up Receiver Threshold Voltage, recessive to dominant edge	$V_{ m diff,rd\_W}$	-	0.8	1.15	V	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.10
Wake-up Receiver Dominant state differential input voltage range	V <sub>diff,D_range_</sub> w	1.15	-	8.0	V	1) -12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.62
Wake-up Receiver Threshold Voltage, dominant to recessive edge	$V_{ m diff,dr_W}$	0.4	0.7	-	V	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.11
Wake-up Receiver Recessive state differential input voltage range	$V_{ m diff,R\_range\_W}$	-3.0	-	0.4	V	1) -12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake Capable Mode	P_8.3.63
CAN Bus Transmitter							
CANH/CANL Recessive Output Voltage (CAN Normal Mode)	V <sub>CANL/H_NM</sub>	2.0	-	3.0	V	CAN Normal Mode; $V_{TXD} = V_{IO}$ ; no load	P_8.3.12
CANH/CANL Recessive Output Voltage (CAN Wake Capable Mode)	V <sub>CANL/H_LP</sub>	-0.1	-	0.1	V	CAN Wake Capable Mode; $V_{TXD} = V_{IO}$ ; no load	P_8.3.13
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	V <sub>diff_r_N</sub>	-500	-	50	mV	CAN Normal Mode $V_{TXD} = V_{IO}$ ; no load	P_8.3.14
CANH, CANL Recessive Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	V <sub>diff_r_W</sub>	-100	-	100	mV	CAN Wake Capable Mode; $V_{TXD} = V_{IO}$ ; no load	P_8.3.15
CANL Dominant Output Voltage	$V_{CANL}$	0.5	-	2.25	V	CAN Normal Mode; $V_{TXD} = 0 \text{ V};$ $50 \Omega \leq R_L \leq 65 \Omega$	P_8.3.16
CANH Dominant Output Voltage	$V_{CANH}$	2.75	-	4.5	V	CAN Normal Mode; $V_{TXD} = 0 \text{ V};$ $50 \Omega \leq R_{L} \leq 65 \Omega$	P_8.3.17
CANH, CANL Dominant Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$	$V_{\mathrm{diff\_d\_N}}$	1.5	2.0	2.5	V	CAN Normal Mode; $V_{\text{TXD}} = 0 \text{ V};$ $50 \Omega \leq R_{\text{L}} \leq 65 \Omega$	P_8.3.18

# **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

# **Table 16** Electrical Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
CANH, CANL Dominant Output Voltage Difference $V_{\text{diff}} = V_{\text{CANH}} - V_{\text{CANL}}$ on extended bus load range	$V_{ m diff\_d\_N}$	1.5	-	5.0	V	<sup>1)</sup> CAN Normal Mode; $V_{TXD} = 0 \text{ V};$ $R_L = 2240 \Omega$	P_8.3.58
CANH, CANL output voltage difference slope, recessive to dominant	V <sub>diff_slope_rd</sub>	_	_	70	V/us	$^{1)}$ 30% to 70% of measured differential bus voltage, $C_L = 100 \text{ pF}, R_L = 60 \Omega$	P_8.3.47
CANH, CANL output voltage difference slope, dominant to recessive	$V_{ m diff\_slope\_dr}$	-	-	70	V/us	$^{1)}$ 70% to 30% of measured differential bus voltage, $C_L = 100 \text{ pF}, R_L = 60 \Omega$	P_8.3.48
CANH Short Circuit Current	I <sub>CANHsc</sub>	-100	-80	-50	mA	CAN Normal Mode; V <sub>CANHshort</sub> = -3 V	P_8.3.20
CANL Short Circuit Current	I <sub>CANLsc</sub>	50	80	100	mA	CAN Normal Mode V <sub>CANLshort</sub> = 18 V	P_8.3.21
Leakage Current (unpowered device)	I <sub>CANH,lk</sub> I <sub>CANL,lk</sub>	-	5	7.5	μΑ	$V_{\rm S} = V_{\rm CAN} = 0 \text{ V};$ $0 \text{ V} < V_{\rm CANH,L} \le 5 \text{ V};$ $^{3)} R_{\rm test} = 0 / 47 \text{ k}\Omega$	P_8.3.22
Receiver Output RXD	<u>"</u>		-				ı
HIGH level Output Voltage	$V_{RXD,H}$	0.8 × V <sub>IO</sub>	-	_	V	CAN Normal Mode  I <sub>RXD(CAN)</sub> = -2 mA;	P_8.3.23
LOW Level Output Voltage	$V_{RXD,L}$	-	_	0.2 × V <sub>IO</sub>	V	CAN Normal Mode  I <sub>RXD(CAN)</sub> = 2 mA;	P_8.3.24
Transmission Input TXD							
HIGH Level Input Voltage Threshold	$V_{TXD,H}$	_	-	0.7 × V <sub>IO</sub>	V	CAN Normal Mode recessive state	P_8.3.25
LOW Level Input Voltage Threshold	$V_{TXD,L}$	0.3 × V <sub>IO</sub>	-	-	V	CAN Normal Mode dominant state	P_8.3.26
TXD Input Hysteresis	$V_{TXD,hys}$	-	0.12 × V <sub>IO</sub>	-	mV	1)	P_8.3.27
TXD Pull-up Resistance	$R_{TXD}$	20	40	80	kΩ	-	P_8.3.28
CAN Transceiver Enabling Time	t <sub>CAN,EN</sub>	8	13	18	μs	8) CSN = HIGH to first valid transmitted TXD dominant	P_8.3.29

# **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

#### **Electrical Characteristics** (cont'd) Table 16

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Dynamic CAN-Transceiver (	haracteris	tics			- 1		1
Driver Symmetry $V_{\text{SYM}} = V_{\text{CANH}} + V_{\text{CANL}}$	V <sub>SYM</sub>	4.5	-	5.5	V	1)4) CAN Normal Mode; $V_{TXD} = 0 \text{ V} / 5 \text{ V};$ $V_{CAN} = 5 \text{ V};$ $C_{SPLIT} = 4.7 \text{ nF};$ $50 \Omega \le R_L \le 60 \Omega$	P_8.3.19
Min. Dominant Time for Bus Wake-up	t <sub>Wake1</sub>	0.5	1.2	1.8	μs	-12 V ≤ VCM(CAN) ≤ +12 V; CAN Wake capable Mode	P_8.3.30
Wake-up Time-out, Recessive Bus	t <sub>Wake2</sub>	0.5	-	10	ms	<sup>8)</sup> CAN Wake capable Mode	P_8.3.31
WUP Wake-up Reaction Time	t <sub>wu_wup</sub>	-	-	100	μs	<sup>5)6)8)</sup> Wake-up reaction time after a valid WUP on CAN bus;	P_8.3.32
ISO: Loop Delay (recessive to dominant)	$t_{\rm loop,f}$	-	150	255	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 22)	P_8.3.33
ISO: Loop Delay (dominant to recessive)	$t_{\mathrm{loop,r}}$	-	150	255	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 22)	P_8.3.34
Propagation Delay TXD LOW to bus dominant	$t_{d(L),T}$	_	50	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ (see Figure 22)	P_8.3.35
Propagation Delay TXD HIGH to bus recessive	$t_{d(H),T}$	-	50	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ (see Figure 22)	P_8.3.36
Propagation Delay bus dominant to RXD LOW	$t_{\sf d(L),R}$	-	100	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 22)	P_8.3.37

# **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

#### **Electrical Characteristics** (cont'd) Table 16

Parameter	Symbol		Value	S	Unit	nit Note or Test Condition	Number
		Min.	Тур.	Max.			
Propagation Delay bus recessive to RXD HIGH	$t_{\sf d(H),R}$	-	100	-	ns	CAN Normal Mode $C_L = 100 \text{ pF};$ $R_L = 60 \Omega;$ $C_{RXD} = 15 \text{ pF}$ (see Figure 22)	P_8.3.38
Received Recessive bit width CAN FD up to 2 Mbps	$t_{ m bit(RXD)}$	400	-	550	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 500 \text{ ns}$ Parameter definition in according to  Figure 23.	P_8.3.45
Transmitted Recessive bit width CAN FD up to 2 Mbps	$t_{ m bit(BUS)}$	435	-	530	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 500 \text{ ns}$ Parameter definition in according to  Figure 23.	P_8.3.52
Received Recessive bit width CAN FD up to 5 Mbps	$t_{ m bit(RXD)}$	120	-	220	ns	CAN Normal Mode $C_{L} = 100 \text{ pF}$ $R_{L} = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 200 \text{ ns}$ Parameter definition in according to  Figure 23.	P_8.3.46
Transmitted Recessive bit width CAN FD up to 5 Mbps	t <sub>bit(BUS)</sub>	155	-	210	ns	CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 200 \text{ns}$ Parameter definition in according to Figure 23.	P_8.3.53

### **Multi-CAN Power+ System Basis Chip**



# **High Speed CAN Transceiver**

### **Table 16** Electrical Characteristics (cont'd)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Receiver timing symmetry <sup>7)</sup> CAN FD up to 2 Mbps	$\Delta t_{Rec}$	-65	-	40	ns	<sup>7)</sup> CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 500 \text{ ns}$ Parameter definition according to Figure 23.	P_8.3.39
Receiver timing symmetry CAN FD up to 5 Mbps	$\Delta t_{Rec}$	-45	-	15	ns	<sup>7)</sup> CAN Normal Mode $C_L = 100 \text{ pF}$ $R_L = 60 \Omega$ $C_{RXD} = 15 \text{ pF}$ $t_{bit(TXD)} = 200 \text{ ns}$ Parameter definition according to <b>Figure 23</b> .	P_8.3.43
TXD Permanent Dominant Time-out	t <sub>TXD_CAN_TO</sub>	-	2	-	ms	8) CAN Normal Mode	P_8.3.40
BUS Permanent Dominant Time-out	t <sub>BUS_CAN_TO</sub>	-	2	-	ms	8) CAN Normal Mode	P_8.3.41
Time-out for bus inactivity	t <sub>SILENCE</sub>	0.6	-	1.2	S	8)	P_8.3.44

- 1) Not subject to production test, specified by design.
- 2) Not subject to production test, specified by design, S2P Method; f = 10 MHz.
- 3)  $R_{\text{test}}$  between  $V_{\text{S}}/V_{\text{CAN}}$  and 0 V (GND).
- 4) V<sub>SYM</sub> shall be observed during dominant and recessive state and also during the transition from dominant to recessive and vice versa while TxD is simulated by a square signal (50% duty cycle) a frequency of 1 MHz.
- 5) Wake-up is signalized via INTN pin activation in SBC Stop Mode and via VCC1 ramping up with wake from SBC Sleep Mode
- 6) Time starts with end of last dominant phase of WUP.
- 7)  $\Delta t_{Rec} = t_{bit(RXD)} t_{bit(BUS)}$
- 8) Not subject to production test, tolerance defined by internal oscillator tolerance.



# **High Speed CAN Transceiver**




Figure 22 Timing Diagrams for Dynamic Characteristics




Figure 23 From ISO 11898-2:  $t_{Loop}$ ,  $t_{Bit(TXD)}$ ,  $t_{Bit(RXD)}$  Definition



**Wake Input** 

#### 9 **Wake Input**

#### 9.1 **Features**




Figure 24 **Wake Input Block Diagram** 

### **Features**

- One HIGH-voltage inputs with V<sub>WKth</sub> threshold voltage.
- Wake-up capability for power saving modes.
- Switch feature for DC/DC Mode (PFM/PWM) in SBC Stop Mode.
- Sensitive for level changes LOW to HIGH and HIGH to LOW.
- Pull-up and Pull-down current, selectable via SPI.
- In SBC Normal and Stop Mode, the WK pin level can be read via SPI.

#### 9.2 **Functional Description**

The SBC can wake up following a voltage level change at the wake input. The WK input pin is sensitive to level changes. This means that both transitions, HIGH to LOW and LOW to HIGH, result in SBC signalling (see also Figure 25). The signal is created in one of the following ways:

- By triggering the interrupt in SBC Normal and SBC Stop Mode.
- By waking up the device in SBC Sleep and SBC Fail-Safe Mode.



### **Wake Input**




Figure 25 Wake Input Threshold Levels and Hysteresis

The wake-up capability, using WK pin, can be enabled or disabled via SPI command.

When the WK is enabled (WK\_EN set to 1 on WK\_CTRL\_1 register), the device wakes up from Sleep Mode with a HIGH to LOW or LOW to HIGH transition on the WK pin. In SBC Stop and Normal Mode, an Interrupt will be generated after t<sub>FWK</sub> (filter time). In SBC Fail-Safe Mode, the WK is automatically selected as wake-up source and the device will always go to SBC Restart Mode with a HIGH to LOW or LOW to HIGH transition. The wake source for WK pin can be read in the register WK\_STAT\_0 at the bit WK\_WU. The state of the WK pin (LOW or HIGH) can always be read in SBC Normal and Stop Mode at the bit WK on register WK\_LVL\_STAT.

The WK pin can also be configured as a selection pin for PFM / PWM mode in SBC Stop Mode using the bit PWM\_BY\_WK of register HW\_CTRL\_0. In this case a LOW level at the WK pin will switch the Buck converter to PFM mode, a HIGH level will switch the Buck converter to PWM Mode maintaining the SBC in SBC Stop Mode. The filter time is not taken into account because a defined signal is expected (refer to Chapter 6.2.2.2).

In case that the **PWM\_BY\_WK** is used, it is still possible to use the WK pin to wake-up from SBC Sleep Mode to SBC Normal Mode.

Figure 26 shows a typical wake-up timing:




Figure 26 Wake-up Filter Timing for Static Sense

### 9.2.1 Wake Input Configuration

To ensure a defined and stable voltage level at the internal comparator input, it is possible to configure an integrated current source via the SPI register **WK\_PUPD\_CTRL**.

**Table 17** shows the possible pull-up and pull-down current configuration.

# **Multi-CAN Power+ System Basis Chip**



**Wake Input** 

Table 17 Pull-Up / Pull-Down Resistor

WK_PUPD_1	WK_PUPD_0	<b>Output Current</b>	Note
0	0	no current source	WK is floating if left open (default setting)
0	1	pull-down current	WK input internally pulled to GND
1	0	pull-up current	WK input internally pulled to 5V
1	1	automatic switching	If a HIGH level is detected, the pull-up current is activated If low level is detected, the pull down current is activated.

If there is no pull-up or pull-down configured on the WK input, then the respective input should be Note: tied to GND or  $V_s$  on board to avoid unintended floating and waking of the pin.




Illustration for Pull-Up / Down Current Sources with Automatic Switching Configuration

# **Multi-CAN Power+ System Basis Chip**



# **Wake Input**

# 9.3 Electrical Characteristics

# **Table 18 Electrical Characteristics**

 $T_j$  = -40°C to +150°C $T_j$  = -40°C to +150°C;  $V_S$  = 5.5 V to 28 V; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Numbe
		Min.	n. Typ. Max.			<b>Test Condition</b>	r
WK Input Pin characteristics	1	1			1		
Wake-up/monitoring threshold voltage	$V_{ m WKth}$	2	3	4	V	Falling and rising edge included	P_9.3.1
Threshold hysteresis	V <sub>WKNth,hys</sub>	0.1	_	0.7	V	2)	P_9.3.2
WK pin Pull-up Current	I <sub>PU_WK</sub>	-20	-10	-3	μΑ	V <sub>WK_IN</sub> = 4 V	P_9.3.3
WK pin Pull-down Current	I <sub>PD_WK</sub>	3	10	20	μΑ	V <sub>WK_IN</sub> = 2 V	P_9.3.4
Input leakage current	I <sub>LK,l</sub>	-2	_	2	μΑ	$0 \text{ V} < V_{\text{WK\_IN}} < V_{\text{S}} + 0.3 \text{ V}^{1)}$	P_9.3.5
Timing	•		•				
Wake-up filter time	$t_{\sf FWK}$	12	16	20	μs	2)	P_9.3.6

<sup>1)</sup> With pull-up, pull down current disabled.

<sup>2)</sup> Not subject to production test; specified by design.



**Interrupt Function** 

# 10 Interrupt Function

# 10.1 Block and Functional Description




Figure 28 Interrupt Block Diagram

The interrupt is used to signal wake-up events in real time to the microcontroller. The interrupt block is designed as a push/pull output stage as shown in **Figure 28**. An interrupt is triggered and the INTN pin is pulled low (active low) for  $\mathbf{t_{INTN}}$  in SBC Normal and Stop Mode and it is released again once  $\mathbf{t_{INTN}}$  is expired. The minimum HIGH-time of INTN between two consecutive interrupts is  $\mathbf{t_{INTD}}$ . An interrupt does not automatically cause a SBC mode change.

The following wake-up events will be signalized via INTN:

- All wake-up events stored in the wake status SPI register WK\_STAT\_0 and WK\_STAT\_2.
- If the bit CANTO\_x is set and if it was not masked out.
- The VBAT (at pin VBSENSE) monitoring threshold is triggered.
- An interrupt is only triggered if the respective function is also enabled as a wake source.
- Automatic transition from PFM to PWM mode in SBC Stop Mode.

The register **WK\_LVL\_STAT** is not generating interrupt events.

In addition to this behavior, an INTN will be triggered when the SBC is sent to SBC Stop Mode and not all bits were cleared in the **WK\_STAT\_0** and **WK\_STAT\_2**registers.

The SPI status registers are updated at every falling edge of the INTN pulse. All interrupt events are stored in the respective register (except the register **WK\_LVL\_STAT**) until the register is read and cleared via an SPI command. The interrupt behavior is shown in **Figure 29**.



# **Interrupt Function**




Figure 29 Interrupt Signaling Behavior

# **Multi-CAN Power+ System Basis Chip**



# **Interrupt Function**

# 10.2 Electrical Characteristics

# **Table 19** Interrupt Output

 $V_S$  = 6 V to 28 V;  $T_j$  = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Interrupt output; Pin INT	N		1	,			
INTN HIGH Output Voltage	$V_{\rm INTN,H}$	0.8 × V <sub>IO</sub>	_	-	V	I <sub>INTN</sub> = -2 mA; INTN = OFF	P_10.2.1
INTN LOW Output Voltage	$V_{\rm INTN,L}$	-	_	0.2 × V <sub>IO</sub>	V	I <sub>INTN</sub> = 2 mA; INTN = ON	P_10.2.2
INTN Pulse Width	t <sub>INTN</sub>	80	100	120	μs	1)	P_10.2.3
INTN Pulse Minimum Delay Time	$t_{INTD}$	80	100	120	μs	1) Between consecutive pulses	P_10.2.4
Configuration Select; Pin	INTN		•				
Config Pull-down Resistance	R <sub>CFG</sub>	-	250	-	kΩ	V <sub>INTN</sub> = 5 V	P_10.2.5
Config Select Filter Time	t <sub>CFG_F</sub>	6	8	10	μs	1)	P_10.2.6

<sup>1)</sup> Not subject to production test; specified by design.



**Fail Output** 

# 11 Fail Output

# 11.1 Functional Description




Figure 30 Fail Output Block Diagram

The Fail Output consists of a failure logic block and one LOW-side switch. In case of a failure, the FO output is activated and the SPI bit **FO\_ON\_STATE**, in the register **DEV\_STAT**, is set.

The Failure Output is activated due to the following failure conditions.

### **Failure Conditions**

- After one or two Watchdog Trigger failures depending on the configuration.
- Thermal Shutdown TSD2.
- VIO short to GND.
- VIO overvoltage in case that VIO\_OV\_RST bit is set.
- After four consecutive VIO undervoltage detection.

# **Configurations**

Four different configurations can be selected. The selection is done using the pin INTN and the SPI bit CFG2.

Table 20 Reasons for Fail

Config	Event	Fail-Safe Mode Entered	SPI CFG2 bit	INTN pin
1	1 × watchdog failure	no	1	External pull-up
2	1 × watchdog failure	yes	1	No ext. pull-up

# **Multi-CAN Power+ System Basis Chip**



# **Fail Output**

**Table 20** Reasons for Fail (cont'd)

Config	Event	Fail-Safe Mode Entered	SPI CFG2 bit	INTN pin
3	2 × watchdog failure	no	0	External pull-up
4	2 × watchdog failure	yes	0	No ext. pull-up

In order to deactivate the Fail Output, the failure conditions (e.g. TSD2) must not be present anymore and the bit **FO\_ON\_STATE** needs to be cleared via SPI command.

In case of Watchdog fail, the deactivation of the Fail Output is only allowed after a successful WD trigger, i.e. the **FO\_ON\_STATE** bit must be cleared.

Note:

The Fail Output pin is triggered for any of the above described failure and not only for failures leading to the SBC Fail-Safe Mode.

# **Multi-CAN Power+ System Basis Chip**



# **Fail Output**

# 11.2 Electrical Characteristics

# **Table 21** Interrupt Output

 $V_S$  = 6 V to 28 V;  $T_j$  = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Fail Output; Pin FO/TEST	1	1		<u> </u>	<b>"</b>	1	<u> </u>
FO LOW output voltage (active)	$V_{\rm FO,L}$	_	0.6	1	V	I <sub>FO</sub> = 5 mA	P_11.2.1
FO HIGH output leakage current (inactive)	I <sub>FO,H</sub>	0	-	2	μΑ	V <sub>FO</sub> = 28 V	P_11.2.2
FO/TEST HIGH-input voltage threshold	V <sub>TEST,H</sub>	_	-	3.5	V	-	P_11.2.3
FO/TEST LOW-input voltage threshold	$V_{TEST,L}$	1.5	-	-	V	-	P_11.2.4
FO/Pull-up Resistance at pin TEST	R <sub>TEST</sub>	2.5	5	10	kΩ	1) V <sub>TEST</sub> = 0 V	P_11.2.6
FO/TEST Input Filter Time	$t_{TEST}$	52	64	81	μs	1)	P_11.2.7

<sup>1)</sup> Not subject to production test; specified by design.



**Supervision Functions** 

# 12 Supervision Functions

### 12.1 Reset Function




Figure 31 Reset Block Diagram

# 12.1.1 Reset Output Description

The reset output pin RSTN provides a reset information to the microcontroller, e.g. when the VIO voltage falls below the undervoltage threshold  $V_{\text{RT1/2/3/4}}$ . In case of a reset event due to an undervoltage on  $V_{\text{IO}}$ , the reset output RSTN is pulled to LOW after the filter time  $\mathbf{t_{RF}}$  and stays LOW as long as the reset event is present plus a reset delay time  $\mathbf{t_{RD1}}$ . When connecting the SBC to battery voltage, the reset signal remains LOW initially. When the output voltage  $V_{\text{IO}}$  has reached the default reset threshold  $\mathbf{V_{RT1,f}}$ , the reset output RSTN is released to HIGH after the reset delay time  $\mathbf{t_{RD1}}$ . A reset can also occur due to a Watchdog trigger failure. The reset threshold can be adjusted via SPI; the default reset threshold is  $\mathbf{V_{RT1,f}}$ . The RSTN pin has an integrated pull-up resistor. In case reset is triggered, RSTN will pull LOW for  $V_{\text{S}} \ge \mathbf{V_{POR,f}}$ .

The RSTN trigger timing regarding the VIO undervoltage and watchdog trigger is shown in Figure 32.




Figure 32 Reset Timing Diagram

# Multi-CAN Power+ System Basis Chip



**Supervision Functions** 

# 12.1.2 Soft Reset Description

In SBC Normal and Stop Mode, It is also possible to trigger a Soft Reset via an SPI command in order to bring the SBC into a defined state in case of failures. In this case the microcontroller must send an SPI command and set the MODE bits to '11' in the M\_S\_CTRL register. As soon as this command becomes valid, the SBC is set back to SBC Init Mode and all SPI registers are set to their default values (see SPI Chapter 13.5 and Chapter 13.6).

As soon as the SBC is in SBC Init Mode due to a software reset, it is possible to change the device configuration according to the FO/Test, INTN pins and **CFG2** bit value. For more information, refer to **Chapter 5.1.1**.

Two different soft reset configurations are possible via the SPI bit **SOFT\_RESET\_RSTN**:

- The reset output (RSTN) is triggered when the soft reset is executed (default setting, the same reset delay time t<sub>RD1</sub> applies).
- The reset output (RSTN) is not triggered when the soft reset is executed.

Note: The device must be in SBC Normal Mode or SBC Stop Mode when sending this command. Otherwise, the command will be ignored.

# 12.2 Watchdog

The watchdog is used to monitor the software execution of the microcontroller and to trigger a reset if the microcontroller stops serving the watchdog due to a lock up in the software.

Two different types of watchdog functions are implemented and can be selected via the bit **WD\_WIN** on the **WD\_CTRL** register:

- Time-Out Watchdog (default value).
- · Window Watchdog.

The respective watchdog function can be selected and programmed in SBC Normal Mode. The configuration remains unchanged in SBC Stop Mode.

Refer to Table 22 to match the SBC Modes with the respective Watchdog Modes.

Table 22 Watchdog Functionality by SBC Modes

SBC Mode	Watchdog Mode	Remarks
INIT Mode	Start with Long Open Window	Watchdog starts with Long Open Window after RSTN is released.
Normal Mode	WD Programmable	Window Watchdog, Time-Out watchdog or switched OFF for SBC Stop Mode.
Stop Mode	Watchdog is fixed or OFF	
Sleep Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Restart Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.
Fail-Safe Mode	OFF	SBC will start with Long Open Window when entering Normal Mode.

Watchdog timing is programmed via an SPI command. As soon as the Watchdog is programmed, the timer starts with the new setting and the Watchdog must be served.

The Watchdog is triggered by sending a valid SPI command with write access to **WD\_CTRL** register. The trigger SPI command is executed when the Chip Select input (CSN) becomes HIGH.

### Multi-CAN Power+ System Basis Chip



### **Supervision Functions**

When coming from SBC Init, Restart or in certain cases Stop Mode, the watchdog timer starts with a long open window.

The long open window ( $t_{LW}$ ) allows the microcontroller to run its initialization sequences and then to trigger the Watchdog via the SPI.

The watchdog timer period can be selected via the watchdog timing bit field (**WD\_TIMER** on **WD\_CTRL** register) and it is in the range of 10 ms up to 1000 ms. The timer setting is valid for both watchdog types.

The following Watchdog timer periods are available:

- · WD Setting 1: 10 ms
- WD Setting 2: 20 ms
- WD Setting 3: 50 ms
- WD Setting 4: 100 ms
- WD Setting 5: 200 ms (reset value)
- WD Setting 6: 500 ms
- WD Setting 7: 1000 ms

In case of a watchdog reset, SBC Restart Mode is started or SBC Fail-Safe Mode is entered according to the configuration and **WD\_FAIL** bits are set.

Once the RSTN goes HIGH again, the watchdog immediately starts with a long open window and the SBC enters automatically in SBC Normal Mode.

In SBC Development Mode, no reset is generated due to watchdog failure; the watchdog is OFF.

In case of 3 consecutive resets due to WD fail, it is possible in config 1/3 not to generate additional resets by setting the MAX\_3\_RST bit on WD\_CTRL register.

# 12.2.1 Time-Out Watchdog

The time-out watchdog is an easier and less secure watchdog than a window watchdog as the watchdog trigger can become active at any time within the configured watchdog timer period.

A correct watchdog service immediately results in starting a new watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the safe trigger area defined in **Figure 33**.




Figure 33 Time-Out Watchdog Definitions



### **Supervision Functions**

If the time-out watchdog period elapses, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or SBC Fails-Safe Mode.

### 12.2.2 Window Watchdog

Compared to the time-out watchdog, the characteristic of the window watchdog is that the watchdog timer period is divided between a closed and an open window. The watchdog must be triggered inside the open window.

A correct watchdog trigger results in starting the window watchdog period by a closed window followed by an open window.

The watchdog timer period is at the same time the typical trigger time and defines the middle of the open window.

Taking the oscillator tolerances into account leads to a safe trigger area of:

 $t_{WD} \times 0.72 < \text{safe trigger area} < t_{WD} \times 1.20$ .

The typical closed window is defined to a width of 60% of the selected window watchdog timer period. Taking the tolerances of the internal oscillator into account leads to the timings as defined in **Figure 34**.

A correct Watchdog service immediately results in starting the next closed window.

Should the trigger signal meet the closed window or should the watchdog timer period elapse, a watchdog reset is created by setting the reset output RSTN LOW and the SBC switches to SBC Restart or Fail-Safe Mode.




Figure 34 Window Watchdog Definitions

### 12.2.3 Checksum

A checksum bit is part of the SPI command to trigger the watchdog and to set the watchdog setting. The sum of the 8 bits in the register **WD\_CTRL** needs to be even. This is realized by either setting the bit **CHECKSUM** to "0" or "1". If the checksum is wrong, the SPI command is ignored (watchdog not triggered, settings not changed) and the bit **SPI\_FAIL** is set.

The checksum is calculated by taking all 8 data bits into account.

(12.1)

 $CHKSUM = Bit15 \oplus ... \oplus Bit8$ 

# infineon

**Supervision Functions** 

# 12.2.4 Watchdog during Stop Mode

The watchdog can be disabled via SPI in Stop Mode.

For safety reasons, there is a special sequence to be ensured in order to disable the watchdog as described in Figure 35. Two dedicated SPI bits (WD\_STM\_EN\_0 and WD\_STM\_EN\_1) in the registers WD\_CTRL and WK CTRL 0.

If this sequence is not fulfilled, then the bit WD\_STM\_EN\_1 will be cleared and the sequence has to be started again. As soon as the SBC is set to SBC Normal Mode, then the bits WD\_STM\_EN\_1 and WD\_STM\_EN\_0 are cleared and this sequence must be followed again to switch OFF the watchdog.

The watchdog can be enabled by triggering the watchdog in SBC Stop Mode or by switching back to SBC Normal Mode via SPI. In both cases, the watchdog will start with a long open window and the bits **WD\_STM\_EN\_1** and **WD\_STM\_EN\_0** are cleared. After the long open window, the watchdog has to be served as configured in the **WD\_CTRL** register.




Figure 35 Watchdog Disabling Sequence

Note: The bit **WD\_STM\_EN\_0** will be cleared automatically when the sequence is started and it was "1" before.

### 12.2.4.1 Watchdog Start in SBC Stop Mode due to BUS Wake

In SBC Stop Mode the watchdog can be disabled. In addition a feature can be enabled to start the watchdog with any BUS wake during Stop Mode. The feature is enabled by setting the bit **WD\_EN\_WK\_BUS**. The bit can only be changed in SBC Normal Mode and needs to be programmed before entering SBC Stop Mode: it is not reset by the SBC. The sequence described in **Chapter 12.2.4** needs to be followed to disable the WD.

With the function enabled, the watchdog will start again with any wake on CANx. The wake on CANx will generate an interrupt and the RXDCANx is pulled to low. The watchdog starts a with long open window. The watchdog can be triggered in SBC Stop Mode or the SBC can be switched to SBC Normal Mode. To disable the watchdog again, the SBC needs to be switched to Normal Mode and the sequence needs to be sent again.

The sequence is shown in **Figure 36**.



# **Supervision Functions**




Figure 36 Watchdog Disabling Sequence (with wake via BUS)

#### 12.3 V<sub>s</sub> Power ON Reset

When powering up, the device detects the  $V_S$  Power ON Reset when  $V_S > V_{POR,f}$ , and the POR is set to indicate that all SPI registers are set to POR default setting. The Buck regulator starts up. The RSTN output is kept LOW and is only released when VIO has exceeded  $V_{RT1,r}$  and after  $t_{RD1}$  has elapsed.

If  $V_S < V_{POR,f}$ , an internal reset is generated and the SBC is switched OFF. The SBC will restart in SBC INIT Mode when  $V_S > V_{POR,r}$  rising. Timing behavior is shown in **Figure 37**.



### **Supervision Functions**




Figure 37 Ramp up / down example of Supply Voltage

# 12.4 Measurement Interface

The measurement interface is sensing the voltage on WK and VBSENSE pin, converting to digital using a 8 bit SAR high input voltage analog to digital converter and store the value in **ADC\_STAT**.

The input selection (between WK pin or VBSENSE pin) is made by ADC\_SEL bit on HW\_CTRL\_1 register.

The feature is available only in SBC Normal Mode. In SBC Stop, Sleep and Fail Safe Mode, the feature is automatically disabled to reduce current consumption. **Figure 38** shows the block diagram.




Figure 38 Measure Interface: basic concept implementation.

# infineon

**Supervision Functions** 

#### 12.5 Fast Battery Voltage Monitoring

A battery monitoring feature is implemented in the TLE9278BQX V33 in order to provide a fast signalization path to the microcontroller in case of low battery voltage condition.

The block diagram is shown in **Figure 39**. The functionality is as follows:

- The battery voltage is monitored on the dedicated pin VBSENSE (see also the application diagram in **Chapter 14.1**).
- If the voltage falls below the selected threshold, an interrupt is triggered at the INTN pin and the bit VBAT\_UV\_LATCH in the register WK\_STAT\_2 is set.
- The bit can be cleared via an SPI if the voltage is above the thresholds again.
- The bit **VBAT\_UV\_STATE** in the register **WK\_LVL\_STAT** is showing the actual level of the comparator output, i.e. if the battery voltage is below or above the selected monitoring threshold.
- The monitoring threshold can be selected via SPI bit with VBSENSE\_CFG in the WK\_CTRL\_0 register. The
  feature can be enable in SBC Normal, Stop and Restart Mode using VBSENSE\_EN bit on the WK\_CTRL\_0
  register. Four thresholds are available: VBSENSEO,f····VB
- The Fast Battery voltage monitoring feature is filtered with the time t<sub>F</sub> VBSENSE.




Figure 39 Fast Battery Voltage Monitoring Block Diagram

#### 12.6 VBSENSE Boost deactivation

In case of low battery voltage conditions, where the Boost module can operate out of nominal functional range, it is possible to disable the boost and supply the VS pin only with the output boost capacitor.

The **BST\_VB\_UV\_OFF** bit enable this feature.

As soon as the battery voltage is crossing the **Boost<sub>OFF,th</sub>** threshold, the boost is disabled and **VB\_UV\_BST** is set.

The Boost is automatically enabled when the VBSENSE is crossing **Boost**<sub>ON,th</sub> threshold.

The **VB\_UV\_BST** bit has to be cleared manually.

#### **Multi-CAN Power+ System Basis Chip**



## **Supervision Functions**

#### 12.7 VIO Undervoltage and Undervoltage Prewarning

A first-level voltage detection threshold is implemented as a prewarning for microcontroller. The prewarning event is signaled with the bit **VIO\_WARN**. No other actions are taken.

As described in **Chapter 12.1** and shown in **Figure 40**, when the VIO voltage reaches the undervoltage threshold (V<sub>RTx</sub>), a reset will be triggered (RSTN pulled 'LOW'), the bit **VIO\_UV** is set and the SBC will enter SBC Restart Mode.

Note: The VIO\_WARN and VIO\_UV bits are not set in SBC Sleep Mode as VIO = 0 V in this case.




Figure 40 VIO Undervoltage Timing Diagram

An additional safety mechanism is implemented to avoid repetitive VIO undervoltage resets:

- A counter is increased for every consecutive VIO undervoltage event.
- The counter is active in SBC Init, Normal and Stop Mode and as  $V_S > V_{S,UV}$ .
- A 4th consecutive VIO undervoltage events will lead to SBC Fail-Safe Mode entry and to setting the bit VIO\_UV\_FS.
- The counter is cleared when:
  - SBC Fail-Safe Mode is entered.
  - The bit **VIO\_UV** is cleared.
  - A Soft Reset is triggered.

Note: It is recommended to clear the **VIO\_UV** bit once it was set and detected.

#### 12.8 VIO Overvoltage

For fail safe reasons, a configurable VIO overvoltage detection feature is implemented.

In case the V<sub>10,0V,r</sub> threshold is crossed, the SBC triggers following measures depending on the configuration:

- The bit VIO\_OV is always set.
- If the bit VIO\_OV\_RST is set in config 1/3, then SBC Restart Mode is entered. The FO output is activated.
   After the reset delay time (t<sub>RD1</sub>), the SBC Restart Mode is exited and SBC Normal Mode is resumed even if the VIO overvoltage event is still present (see also Figure 41). The VIO\_OV\_RST bit is cleared automatically.
- If the bit VIO\_OV\_RST is set in config 2/4, then SBC Fail-Safe Mode is entered and FO output is activated.

#### Multi-CAN Power+ System Basis Chip



#### **Supervision Functions**

If the VIO\_OV\_RST bit is not set, one overvoltage event on VIO pin will set the VIO\_OV bit but no reset is generated and FO remains OFF. The SBC doesn't change the SBC mode.




Figure 41 VIO Overvoltage Timing Diagram

#### 12.9 VIO Short Circuit

The following protection feature is implemented for VIO:

When VIO stays below the undervoltage threshold VRTx for more than t<sub>VIO,SC</sub>, the SBC enters SBC Fail-Safe Mode and turns off VCC1. This feature is available only if V<sub>s</sub> > V<sub>s,uv</sub>. In addition the SPI status bit VIO\_SC is set. The SBC can exited SBC Fail Safe Mode via a wake-up event on CANx and/or WK pin.

#### 12.10 VEXT Undervoltage

Following protection feature is implemented for VEXT:

If VEXT drops below the V<sub>EXT,UV</sub> threshold, the SPI bit VREG\_UV is set and can only be cleared via SPI.

Note: The **VREG\_UV** flag is not set during turn-on or turn-off of VEXT.

#### 12.11 Thermal Protection

The thermal protection mechanism is designed in such a way that the individual modules (VCC1, CANx, Boost and VEXT) can remain active on as long as possible in case of high temperature. The following thermal protection features are available and signaled via SPI:

- Thermal Prewarning T<sub>iPW</sub>
- Overtemperature Protection:
  - Overtemperature shut down with 2 levels of priority (TSD1 for peripherals and TSD2 for microcontroller supply).
  - The TSD1 status bit is a combination of CANx, Boost and VEXT thermal shutdown.
  - The TSD2 status bit is related to VCC1.
  - If the VEXT base driver sensor detected that T<sub>jTSD1</sub> has been reached, it is switched OFF as an initial protection measure. The control bits (VEXT\_ON bits on M\_S\_CTRL register) are reset and the bits VEXT\_OT and TSD1 are set. The other output stages are not affected if their T<sub>jTSD1</sub> threshold is not reached. When the overtemperature event is not present anymore, the VEXT must be switched ON by setting the VEXT\_ON bit.

#### **Multi-CAN Power+ System Basis Chip**



#### **Supervision Functions**

- If one of the CANx output stages reaches the T<sub>jTSD1</sub> temperature threshold, then the transmitter is switched OFF individually as first-level protection measure. The respective control bits are not reset and the TSD1 and CAN\_x\_FAIL bits are set. The CANx drivers are automatically switched on again when the overtemperature condition is no longer present. The user has to reset the BUS\_STAT\_0 and BUS\_STAT\_2 registers via SPI.
- If VCC1 reaches the T<sub>jTSD2</sub> temperature threshold, the SBC is sent to SBC Fail-Safe Mode. The SBC stays in SBC Fail-Safe Mode for at least t<sub>TSD2</sub> (typ.1s) after the TSD2 event is not present anymore. The VCC1\_OT is set. The default wake sources CANx and WK are enabled together with the Fail Safe output.
- Boost Switched OFF in case of TSD1 along with the BOOST\_OT bit. The Boost has to activate again setting the BOOST\_EN after the thermal shutdown event.
- Once the respective bits (**TSD1**, **TSD2**) are set, they can be cleared via SPI if the condition is not present anymore.

# 12.11.1 Temperature Prewarning

As a next level of thermal protection a temperature prewarning is implemented if the main supply VCC1 reaches the thermal prewarning temperature threshold  $T_{jpw}$ . Then the status bit TPW is set. This bit can only be cleared via SPI once the overtemperature is not present anymore. The thermal prewarning is only active if the VCC1 is in PWM mode.

# **Multi-CAN Power+ System Basis Chip**



**Supervision Functions** 

# 12.12 Electrical Characteristics

# **Table 23 Electrical Specification**

 $V_S$  = 5.5 V to 28 V;  $T_j$  = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
VIO Monitoring, Reset Gen	erator with	VIO = VC	C1 = 3.3 V	/; Pin RS	TN		1	
Undervoltage Prewarning Threshold Voltage	V <sub>PW,f</sub>	3.0	3.1	3.2	V	VIO falling, VIO_WARN bit is set	P_12.10.57	
Undervoltage Prewarning Threshold Voltage	$V_{\rm PW,r}$	3.10	3.2	3.27	V	VIO rising	P_12.10.58	
Reset Threshold Voltage RT1,f	V <sub>RT1,f</sub>	2.95	3.05	3.15	V	Default setting; VIO falling	P_12.10.34	
Reset Threshold Voltage RT1,r	V <sub>RT1,r</sub>	3.0	3.1	3.2	V	Default setting; VIO rising	P_12.10.35	
Reset Threshold Voltage RT2,f	V <sub>RT2,f</sub>	2.5	2.6	2.7	V	SPI option; VIO falling	P_12.10.36	
Reset Threshold Voltage RT2,r	V <sub>RT2,r</sub>	2.55	2.65	2.75	V	SPI option; VIO rising	P_12.10.37	
Reset Threshold Voltage RT3,f	V <sub>RT3,f</sub>	2.2	2.3	2.4	V	SPI option; V <sub>S</sub> ≥ 4 V; VIO falling	P_12.10.38	
Reset Threshold Voltage RT3,r	V <sub>RT3,r</sub>	2.25	2.35	2.45	V	SPI option; V <sub>S</sub> ≥ 4 V; VIO rising	P_12.10.39	
Reset Threshold Voltage RT4,f	V <sub>RT34f</sub>	2.0	2.1	2.2	V	SPI option; V <sub>S</sub> ≥ 4 V; VIO falling	P_12.10.55	
Reset Threshold Voltage RT4,r	V <sub>RT4,r</sub>	2.05	2.15	2.25	V	SPI option; $V_S \ge 4 \text{ V}$ ; VIO rising	P_12.10.56	
VIO Monitoring, Overvolta	ge detectio	n						
VIO Overvoltage Detection Threshold	$V_{\rm IO,OV,r}$	3.5	3.63	3.75	V	1) Rising VIO PCFG = GND	P_12.10.41	
VIO Overvoltage Detection Threshold	$V_{\rm IO,OV,f}$	3.45	3.56	3.7	V	1) Falling VIO PCFG = GND	P_12.10.45	
VIO Overvoltage filter time	t <sub>vio,ov</sub>	12	15	21	μs	1)	P_12.10.60	

# **Multi-CAN Power+ System Basis Chip**



## **Supervision Functions**

#### **Electrical Specification** (cont'd) Table 23

 $V_{\rm S}$  = 5.5 V to 28 V;  $T_{\rm j}$  = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
VIO Monitoring, Reference	Supply Und	ervoltag	ge detect	ion	·			
VS Undervoltage Detection Threshold	V <sub>S,UV</sub>	3.7	4	4.4	V	Supply UV supervision for VIO PCFG = open; includes rising and falling threshold	P_12.10.43	
VIO Short to GND Filter Time $$	$t_{ m VIO,SC}$	3.2	4	4.8	ms	1)	P_12.10.10	
Electrical Characteristics R	STN		·	·				
Reset LOW Output Voltage	V <sub>RSTN,LOW</sub>	-	0.2	0.4	V	$I_{RSTN} = 1 \text{ mA for}$ $V_{IO} \ge 1 \text{ V}$	P_12.10.12	
Reset HIGH Output Voltage	V <sub>RSTN,HIGH</sub>	0.7 × V <sub>IO</sub>	-	V <sub>IO</sub> + 0.3 V	V	$I_{RSTN} = -20 \mu A$	P_12.10.13	
Reset Pull-up Resistor	R <sub>RSTN</sub>	10	20	40	kΩ	$V_{RSTN} = 0 \text{ V}$	P_12.10.14	
Reset Filter Time	t <sub>RF</sub>	4	10	26	μs	$^{1)}V_{10} < V_{RT1\times}$ to RSTN = L	P_12.10.15	
Reset Delay Time	$t_{RD1}$	1.5	2	2.5	ms	1)2)	P_12.10.16	
VEXT Monitoring								
V <sub>EXT</sub> Undervoltage Detection	$V_{EXT,UV}$	4.5	4.6	4.75	V	5 V option VEXT_VCFG=00 <sub>B</sub> falling	P_12.10.17	
V <sub>EXT</sub> Undervoltage Detection	$V_{EXT,UV}$	2.65	2.85	3.00	V	3.3 V option  VEXT_VCFG=01 <sub>B</sub> falling	P_12.10.46	
V <sub>EXT</sub> Undervoltage Detection	$V_{EXT,UV}$	1.45	1.52	1.6	V	1.8 V option  VEXT_VCFG=10 <sub>B</sub> falling	P_12.10.61	
V <sub>EXT</sub> Undervoltage Detection	$V_{EXT,UV}$	0.94	1.03	1.1	V	1.2 V option VEXT_VCFG=11 <sub>B</sub> falling	P_12.10.62	
V <sub>EXT</sub> Undervoltage detection hysteresis	V <sub>EXT,UV, hys</sub>	20	100	250	mV	1)	P_12.10.63	
Watchdog Generator	1		11.	l.				
Long Open Window	$t_{LW}$	160	200	240	ms	1)	P_12.10.18	
Internal Oscillator	$f_{CLKSBC}$	0.8	1.0	1.2	MHz		P_12.10.19	
Minimum Waiting Time dur		-Safe Mo	ode			1	1	
Min. waiting time in Fail-Safe	$t_{\sf FS,min}$	80	100	120	ms	1)3)	P_12.10.20	
Power-ON Reset, Over-/Und		Protecti	on		1		I	
V <sub>s</sub> Power ON reset rising	$V_{POR,r}$	4.5	_	5	V	V <sub>s</sub> increasing	P_12.10.21	

# **Multi-CAN Power+ System Basis Chip**



## **Supervision Functions**

# **Table 23 Electrical Specification** (cont'd)

 $V_S$  = 5.5 V to 28 V;  $T_j$  = -40°C to +150°C; SBC Normal Mode; all voltages with respect to ground; positive current defined flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or	Number	
		Min. Typ. Ma		Max.		<b>Test Condition</b>		
V <sub>s</sub> Power ON reset falling	$V_{POR,f}$	_	_	3	V	$V_{\rm s}$ decreasing	P_12.10.22	
Battery Voltage Monitoring								
VBSENSE Monitoring Threshold 0	V <sub>BSENSE0,f</sub>	7.5	8.0	8.5	V	VBSENSE decreasing	P_12.10.24	
VBSENSE Monitoring Threshold 1	V <sub>BSENSE1,f</sub>	5.7	6.0	6.3	V	VBSENSE decreasing	P_12.10.25	
VBSENSE Monitoring Threshold 2	V <sub>BSENSE2,f</sub>	4.2	4.5	4.8	V	VBSENSE decreasing	P_12.10.26	
VBSENSE Monitoring Threshold 3	V <sub>BSENSE3,f</sub>	3.2	3.5	3.8	V	VBSENSE decreasing	P_12.10.27	
VBSENSE Monitoring Threshold Hysteresis	$V_{BSENSE,hys}$	50	100	200	mV	1)	P_12.10.28	
VBSENSE Monitoring Filter Time	t <sub>F_VBSENSE</sub>	13	16	21	μs	1)	P_12.10.48	
VBSENSE Boost deactivation threshold	Boost <sub>OFF,th</sub>	1.5	1.75	2	V	VBSENSE falling	P_12.10.49	
VBSENSE Boost activation threshold	Boost <sub>ON,th</sub>	2.5	2.75	3	V	VBSENSE rising	P_12.10.80	
Overtemperature Shutdow	n							
Thermal Prewarning ON Temperature	$T_{\rm jPW}$	125	145	165	°C	1)	P_12.10.29	
Thermal Shutdown TSD1	$T_{\rm jTSD1}$	165	185	200	°C	1)	P_12.10.30	
Thermal Shutdown TSD2	$T_{\rm jTSD2}$	165	185	200	°C	1)	P_12.10.31	
Thermal Shutdown Hysteresis	$T_{HYS}$	-	20	-	°C	1)	P_12.10.81	
Deactivation time after thermal shutdown TSD2	$t_{TSD2}$	0.8	1	1.2	S	1)	P_12.10.32	
Measurement Interface								
Resolution	-		8		Bits	Input voltage full scale = 0V39 V	P_12.10.70	
Guarantee offset error –		-1	-	+1	LSB	Input voltage full scale = 0V39 V	P_12.10.71	
Gain error	-	-1.5	-	1.5	%FSR	Full scale range	P_12.10.72	
Differential non-linearity (DNL)	-	-1.5	-	1.5	LSB	Input voltage full scale = 0 V39 V	P_12.10.73	
Integral non-linearity (INL)	_	-1.5	-	1.5	LSB	Input voltage full scale = 0 V39 V	P_12.10.74	

<sup>1)</sup> Not subject to production test; specified by design.

# **Multi-CAN Power+ System Basis Chip**



## **Supervision Functions**

- 2) The reset delay time will start when VIO crosses above the selected VRTx threshold.
- 3) This time applies for all failure entries except a device thermal shutdown (TSD2 has a 1 s waiting time  $t_{TSD2}$ ).



**Serial Peripheral Interface** 

# 13 Serial Peripheral Interface

#### 13.1 SPI Protocol Description

The 16-bit wide Control Input Word is read via the data input SDI, which is synchronized with the clock input CLK provided by the microcontroller. The output word appears synchronously at the data output SDO (see Figure 42). The transmission cycle begins when the chip is selected by the input CSN (Chip Select Not), LOW active. After the CSN input returns from LOW to HIGH, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (HIGH impedance) at this point, thereby releasing the SDO bus for other use. The state of SDI is shifted into the input register with every falling edge on CLK. The state of SDO is shifted out of the output register after every rising edge on CLK. The SPI of the SBC is not daisy-chain capable.




Figure 42 SPI Data Transfer Timing (note the reversed order of LSB and MSB shown in this figure compared to the register description)

#### Multi-CAN Power+ System Basis Chip



#### **Serial Peripheral Interface**

## 13.2 Failure Signalization in the SPI Data Output

When the microcontroller sends a wrong SPI command to the SBC, the SBC ignores the information. Wrong SPI commands are either invalid SBC mode commands or commands which are prohibited by the state machine to avoid undesired device or system states (see below). In this case the diagnosis bit 'SPI\_FAIL' is set and the SPI Write command is ignored (mostly no partial interpretation). This bit can only be reset by actively clearing it via a SPI command.

#### Invalid SPI Commands leading to SPI\_FAIL are listed below:

- Illegal state transitions: going from SBC Stop to SBC Sleep Mode. In this case the SBC additionally enters
  the SBC Restart Mode.
  - Trying to go to SBC Stop or SBC Sleep mode from SBC Init Mode. In this case SBC Normal Mode is entered.
- Uneven parity in the data bit of the **WD\_CTRL** register. In this case either the watchdog trigger is ignored or the new watchdog settings are ignored.
- In SBC Stop Mode: attempting to change any SPI settings, e.g. changing the watchdog configuration during SBC Stop Mode.
  - the SPI command is ignored in this case.
  - The following are allowed in SBC Stop Mode: WD trigger, returning to SBC Normal Mode, triggering a SBC Soft Reset, set to SBC Stop Mode (to return from PWM to PFM following an automatic Buck mode transition) and Read & Clear status register commands are valid SPI commands in SBC Stop Mode.
- When entering SBC Stop Mode and WK\_STAT\_0 and WK\_STAT\_2 are not cleared; SPI\_FAIL will not be set but the INTN pin will be triggered.
- When changing from SBC Stop to Normal Mode, any attempt to change the bits on the M\_S\_CTRL register will be ignored (SBC remains in SBC Stop Mode). Only VIO\_OV\_RST and VIO\_RT set the SPI\_FAIL bit.
- SBC Sleep Mode: attempt to go to Sleep Mode when all bits in the BUS\_CTRL\_0, BUS\_CTRL\_2,
  BUS\_CTRL\_3 and WK\_CTRL\_1 registers are cleared (i.e. no wake sources are activated). In this case the
  SPI\_FAIL bit is set and the SBC enters SBC Restart Mode.
  - Even though the SBC Sleep Mode command is not entered in this case, the rest of the command (e.g modifying VEXT) is executed and the values stay unchanged during SBC Restart Mode.
  - Note: at least one wake source must be activated in order to avoid a deadlock situation in SBC Sleep Mode, i.e. the SBC would not be able to wake up anymore.
  - No failure handling occurs for the attempt to go to SBC Stop Mode when all bits in the registers **BUS\_CTRL\_0**, **BUS\_CTRL\_3** and **WK\_CTRL\_1** are cleared because the microcontroller can leave this mode via SPI.
- After the first VEXT on command, the VEXT\_VCFG bits can no longer be changed. if the microcontroller
  tries to modify the VEXT\_VCFG bits, then the rest of the command is executed but VEXT\_VCFG will remain
  unchanged.
- The Boost output voltage can be changed only if BOOST\_EN is set to 0. If the Boost output voltage is
  changed with BOOST\_EN=1, the SPI\_FAIL bit is set and the SPI command is ignored.
- SDI stuck at HIGH or LOW, e.g. SDI received all '0' or all '1'.

#### Signalization of the ERR flag in the SPI data output (see Figure 42):

The ERR flag presents an additional diagnosis possibility for the SPI communication. The ERR flag is being set for the following conditions:

- In case the number of received SPI clocks is not 0 or 16.
- In case RSTN is LOW and SPI frames are being sent at the same time.

#### **Multi-CAN Power+ System Basis Chip**



#### **Serial Peripheral Interface**

Note:

In order to read the SPI ERR flag property, CLK must be low when CSN is triggered, i.e. the ERR bit is not valid if the CLK is high on a falling edge of CSN.

#### The number of received SPI clocks is not 0 or 16:

The number of received input clocks is supervised to be 0 or 16 clock cycles and the input word is discarded in case of a mismatch (0 clock cycle to enable ERR signalization). The error logic also recognizes if CLK was high during the CSN edges. Both errors, 0 bit and 16 bit CLK mismatch or CLK high during CSN edges are flagged in the following SPI output by a "HIGH" at the data output (SDO pin, bit ERR) before the first rising edge of the clock is received. The error logic also recognizes if CLK was HIGH during CSN edges. The entire SPI command is ignored in these cases.

#### RSTN is LOW and SPI frames are being sent at the same time:

The ERR flag will be set when the RSTN pin is triggered (during SBC Restart Mode) and SPI frames are being sent to the SBC at the same time. The behavior of the ERR flag signaled at the next SPI command when the condition below are present:

- If the command begins when RSTN is HIGH and ends when RSTN is LOW.
- If an SPI command is sent while RSTN is LOW.
- If an SPI command begins when RSTN is LOW and ends when RSTN is HIGH.

And the SDO output will behave as follows:

- When RSTN is LOW, SDO is always HIGH.
- When SPI command begins with RSTN is LOW and ends when RSTN is HIGH, then the SDO should be ignored because wrong data will be sent.

Note: It is possible to quickly check for the ERR flag without sending any data bits. i.e. only the CSN is pulled

low and SDO is observed - no SPI clocks are sent in this case.

Note: The ERR flag could also be set after the SBC has entered SBC Fail-Safe Mode because SPI

communication stops immediately.

# Multi-CAN Power+ System Basis Chip



#### **Serial Peripheral Interface**

# 13.3 SPI Programming

For TLE9278, 7 bits are used for the address selection (6...0). Bit 7 is used to control the SPI Access, i.e. to decide between Read Only (if set to '0') and Read\_Clear (if set to '1') for the status bits, and between Write (if set to '1') and Read Only (if set to '0') for configuration bits. For the actual configuration and status information, 8 data bits (15...8) are used.

Writing, clearing and reading is done byte wise. SPI configuration and status bits are not cleared automatically and must be cleared by the microcontroller, e.g. if the TSD2 was set due to overtemperature. The configuration bits will be partially automatically cleared by the SBC (refer to the description of the individual registers for detailed information). During SBC Restart, Sleep or Fail-Safe mode, the SPI communication is ignored by the SBC, i.e. it is not interpreted.

There are two types of SPI registers:

- Control registers: Those are the registers to configure the SBC, e.g. SBC mode, watchdog trigger, etc.
- Status registers: Those are the registers where the status of the SBC is signalled, e.g. wake-up events, warnings, failures, etc.

For the status registers, the requested information is given in the same SPI command in DO.

For the control registers, also the status of the respective bit is shown in the same SPI command, but if the setting is changed this is only shown with the next SPI command (it is only valid after CSN HIGH) of the same register.

The SBC status information from the SPI status registers, is transmitted in a compressed way with each SPI response on SDO in the so called Status Information Field register (see also **Figure 43**).




Figure 43 SPI Operation Mode

The purpose of this register is to quickly signal the information to the microcontroller if there was a change in one of the SPI status registers. In this way, the microcontroller does not need to read constantly all the SPI status registers but only those registers, which were changed. Each bit in the Status Information Field

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

represents a SPI status register or a combinational OR of two status registers (see Table 24). As soon as one bit is set in one of the status registers, the respective bit in the Status Information Field register is set. The register WK\_LVL\_STAT is not included in the status information field. This is listed in Table 24:

**Status Information Field** Table 24

Status Information Bit	Symbol Address Bit	Status Register
0	100 0001	SUP_STAT_0 & SUP_STAT_1 (Combinational OR): Supply Status (VCC1 and VEXT), POR
1	100 0010	THERM_STAT: Thermal Protection Status
2	100 0011	<b>DEV_STAT</b> : Device Status - Mode before Wake, WD Fail, SPI Fail, Failure
3	100 0100	BUS_STAT_0: Bus Failure Status: CANO, VCAN
4	100 0101	BUS_STAT_2 & BUS_STAT_3 (Combinational OR): Bus Failure Status: CAN1, CAN2 and CAN3
5	100 0110	WK_STAT_0: Wake Source Status for CANO, WK, Timer and PFM-to-PWM transition
6	100 1001	WK_STAT_2: Wake Source Status for CAN1, CAN2, CAN3, and VBAT_UV
7	100 1100	SMPS_STAT: SMPS Status

For example if bit 2 in the Status Information Field is set to 1, one or more bits of the register DEV\_STAT is set to 1. Then this register needs to be read in a second SPI command. The bit in the Status Information Field will be set to 0 when all bits in the register **DEV\_STAT** are set back to 0.

#### **Multi-CAN Power+ System Basis Chip**



#### **Serial Peripheral Interface**

## 13.4 SPI Bit Mapping

#### 13.4.1 SPI Mapping Structure

Figure 44 and Figure 45 show the mapping of the SPI bits and the respective registers.

Depending on bit 7, the bits are only read or also written. The Control Registers '000 0001' to '011 1111' are READ/WRITE Registers.

The new setting of the bit after write can be seen with the next read / write command. .

The registers '100 0000' to '111 1110' are Status Registers and can be read or read with clearing the bit (if possible) depending on bit 7. To clear a Data Byte of one of the Status Registers, bit 7 must be set to 1. The register **WK\_LVL\_STAT** is an exception as it shows the actual voltage level at the respective pin (LOW/HIGH) and thus can not be cleared.

When changing to a different SBC Mode, certain configurations and status bits will be modified by the SBC:

- The SBC Mode bits are updated to the actual status, e.g. when returning to SBC Normal Mode.
- In SBC Sleep Mode the CANx control bits will be modified in CANx wake capable if they were ON before. FO will stay activated if it was triggered before.
- In general, the configurations is only possible in SBC Normal Mode. Diagnosis are also active in SBC Stop Mode (e.g. UV, OT). VEXT can be also active in Low power mode (Stop/Sleep).
- Depending on the respective configuration, CANx transceivers will be either OFF, woken or still wake capable.



**Serial Peripheral Interface** 

# 13.4.2 SPI Mapping Tables

		7	60
Register Short Name	banked	Access	Address
		Control	A6A0
CONTROL	REGIS	STERS	
M_S_CTRL	no	read/write	0000001
HW_CTRL_0	no	read/write	0000010
WD_CTRL	no	read/write	0000011
BUS_CTRL_0	no	read/write	0000100
WK_CTRL_0	no	read/write	0000110
WK_CTRL_1	no	read/write	0000111
WK_PD_CTRL	no	read/write	0001000
BUS_CTRL_2	no	read/write	0001010
BUS_CTRL_3	no	read/write	0001011
TIMER_CTRL	no	read/write	0001100
HW_CTRL_1	no	read/write	0001110
SYS_STAT_CTRL	no	read/write	0011110
STATUS	REGIS	TERS	
SUP_STAT_1	no	read/clear	1000000
SUP_STAT_0	no	read/clear	1000001
THERM_STAT	no	read/clear	1000010
DEV_STAT	no	read/clear	1000011
BUS_STAT_0	no	read/clear	1000100
WK_STAT_0	no	read/clear	1000110
WK LVL STAT	no	read	1001000
WK_STAT_2	no	read/clear	1001001
BUS_STAT_2	no	read/clear	1001010
BUS_STAT_3	no	read/clear	1001011
SMPS STAT	no	read/clear	1001100
ADC_STAT	no	read/clear	1011000
FAMILY AND PRO	DUCT	REGISTE	RS
FAM_PROD_STAT	no	read	1111110

Figure 44 SPI Register Mapping

# **Multi-CAN Power+ System Basis Chip**



# **Serial Peripheral Interface**

	15	14	13	12	11	10	9	8		7
Register Short Name				Data Bit 158	•	- 10			banked	
rogiotor onort riamo	D7	D6	D5	D4	D3	D2	D1	D0	Sumou	Read-O
				CONTROL	REGISTERS					
M S CTRL	MODE 1	MODE 0	VEXT ON	reserved	reserved	VIO OV RST	VIO RT 1	VIO RT 0	no	read/\
HW CTRL 0	reserved	PWM TLAG	FO ON	PWM BY WK	PWM AUTO	reserved	BOOST EN	CFG2	no	read/v
WD_CTRL	CHECKSUM	WD_STM_EN_0	WD_WIN	WD_EN_WK_BUS	MAX_3_RST	WD_TIMER_2	WD_TIMER_1	WD_TIMER_0	no	read/v
BUS_CTRL_0	reserved	reserved	reserved	reserved	reserved	reserved	CAN0 1	CAN0 0	no	read/v
WK_CTRL_0	reserved	TIMER WK EN	VBSENSE_CFG_1	VBSENSE CFG 0	reserved	WD STM EN 1	reserved	VBSENSE EN	no	read/\
WK_CTRL_1	reserved	reserved	reserved	reserved	reserved	reserved	reserved	WK_EN	no	read/\
WK_PUPD_CTRL	reserved	reserved	reserved	reserved	reserved	reserved	WK_PUPD_1	WK_PUPD_0	no	read/\
BUS_CTRL_2	CAN 2 FLASH	CAN 1 FLASH	reserved	CAN2 1	CAN2 0	reserved	CAN1 1	CAN1 0	no	read/v
BUS_CTRL_3	reserved	reserved	reserved	CAN 0 FLASH	CAN 3 FLASH	reserved	CAN3_1	CAN3_0	no	read/v
TIMER_CTRL_0	reserved	reserved	reserved	reserved	reserved	TIMER_PER_2	TIMER_PER_1	TIMER_PER_0	no	read/v
HW_CTRL_1		OFT_RESET_RST		reserved	BOOST_V_1	BOOST_V_0	VEXT_VCFG_1	VEXT_VCFG_0	no	read/v
SYS_STAT_CTRL	SYS STAT 7	SYS STAT 6	SYS STAT 5	SYS STAT 4	SYS STAT 3	SYS STAT 2	SYS STAT 1	SYS STAT 0	no	read/v
				STATUS R	EGISTERS					
SUP_STAT_1	BVB_UV_BST	VS_UV	reserved	VEXT_OC	VREG_UV	VEXT_OT	VIO_OV	VIO_WARN	no	read/o
SUP_STAT_0	POR	reserved	reserved	reserved	reserved	VIO_SC	VIO_UV_FS	VIO_UV	no	read/o
THERM_STAT	reserved	VCC1_OT	BOOST_OT	reserved	reserved	TSD2	TSD1	TPW	no	read/o
DEV STAT	DEV STAT 1	DEV STAT 0	reserved	reserved	WD FAIL 1	WD FAIL 0	SPI FAIL	FO ON STATE	no	read/o
BUS STAT 0	reserved	reserved	reserved	reserved	reserved	CAN 0 FAIL 1	CAN 0 FAIL 0	VCAN UV	no	read/o
WK STAT 0	PFM PWM	reserved	CAN 0 WU	TIMER WU	reserved	reserved	reserved	WK WU	no	read/o
WK LVL STAT	TEST	CFG1 STATE	CFG2 STATE	PCFG STATE	VBAT UV STATE	reserved	reserved	WK	no	rea
WK STAT 2	VBAT UV LATCH	reserved	reserved	reserved	reserved	CAN 3 WU	CAN 2 WU	CAN 1 WU	no	read/o
BUS STAT 2	reserved	reserved	CAN 2 FAIL 1	CAN 2 FAIL 0	reserved	reserved	CAN 1 FAIL 1	CAN 1 FAIL 0	no	read/o
BUS STAT 3	reserved	reserved	reserved	reserved	reserved	reserved	CAN 3 FAIL 1	CAN 3 FAIL 0	no	read/o
SMPS_STAT	BST ACT	BST SH	BST OP	reserved	reserved	BCK SH	BCK OP	reserved	no	read/o
_			FAMI	LY AND PRO	DUCT REGI	STERS				
FAM PROD STAT	FAM 3	FAM 2	FAM 1	FAM 0	PROD 3	PROD 2	PROD 1	PROD 0	no	rea

Figure 45 Detailed SPI Bit Mapping

#### **Multi-CAN Power+ System Basis Chip**



#### **Serial Peripheral Interface**

# 13.5 SPI Control Registers

Read / Write Operation (see **Chapter 13.3**):

- The 'POR / Soft Reset Value' defines the register content after POR or SBC Software Reset.
- The 'Restart Value' defines the register content after SBC Restart; 'x' means the bit is unchanged.
- 'y' in 'Restart Value' means the bit can be changed by SBC.
- One 16-bit SPI command consist of two bytes:
  - the 7-bit address and one additional bit for the register access mode and
  - following the data byte

The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.

- There are three different bit types:
  - '**r**' = READ; read only bits (or reserved bits).
  - '**rw**' = READ/WRITE; readable and writable bits.
  - 'rwh' = READ/WRITE/HARDWARE; as rw with the possibility that the hardware can change the bits.
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only).
- Writing to a register is done byte wise by setting the SPI bit 7 to "1".
- SPI control bits are not cleared or changed automatically. This must be done by the microcontroller via SPI programming.

The registers are addressed wordwise.

# **Multi-CAN Power+ System Basis Chip**



**Serial Peripheral Interface** 

# 13.5.1 General Control Registers

## **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

## **Mode- and Supply Control**

#### M\_S\_CTRL

Mode- and Supply Control (Address 000 0001<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 00x0 00xx<sub>B</sub>



Field	Bits	Туре	Description
MODE	7:6	rwh	SBC Mode Control  00 <sub>B</sub> SBC Normal Mode  01 <sub>B</sub> SBC Sleep Mode  10 <sub>B</sub> SBC Stop Mode  11 <sub>B</sub> SBC Reset: Soft Reset is executed (configuration of RSTN triggering in bit SOFT_RESET_RSTN)
VEXT_ON	5	rw	VEXT Mode Control  0 <sub>B</sub> VEXT OFF  1 <sub>B</sub> VEXT is enabled
Reserved	4:3	r	Reserved, always reads as 0
VIO_OV_RST	2	rwh	VIO Overvoltage Reset / Fail-Safe enable  0 <sub>B</sub> VIO_OV is set in case of VIO_OV; no SBC Restart or Fail-Safe is entered for VIO_OV  1 <sub>B</sub> VIO_OV is set in case of VIO_OV; depending on the device configuration SBC Restart or SBC Fail-Safe Mode is entered (see Chapter 5.1.1);
VIO_RT	1:0	rw	VIO Reset Threshold Control  00 <sub>B</sub> Vrt1 selected (highest threshold)  01 <sub>B</sub> Vrt2 selected  10 <sub>B</sub> Vrt3 selected  11 <sub>B</sub> Vrt4 selected

- 1. It is not possible to change from SBC Stop to Sleep Mode via an SPI Command. See also the State Machine Chapter.
- 2. After entering SBC Restart Mode, the MODE bits will be automatically set to SBC Normal Mode.
- 3. The SPI output will always show the previously written state with a Write Command (what has been programmed before).

## **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Hardware Control 0**

#### HW\_CTRL\_0

Hardware Control 0 (Address 000 0010<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0x0x xxxx<sub>B</sub>

	7	6	5	4	3	2	1	0
	Reserved	PWM_TLAG	FO_ON	PWM_BY_WK	PWM_AUTO	Reserved	BOOST_EN	CFG2
•	r	rw	rwh	rwh	rw	r	rwh	rw

Field	Bits	Type	Description				
Reserved	7	r	Reserved, always reads as 0				
PWM_TLAG	6	rw	PWM Lag time This bit permits to set the time between the PWM to PFM transition. $0_B 100\mu s$ $1_B 1ms$				
FO_ON	5	rwh	Failure Output activation This bit is used to activate the Fail Output by software.  0 <sub>B</sub> FO not activated by software, FO can be activated by defined failure 1 <sub>B</sub> FO activated by software.				
PWM_BY_WK	4	rwh	PWM of Buck converter enabled by WK pin  0 <sub>B</sub> Buck converter uses PFM in SBC Stop Mode  1 <sub>B</sub> Buck converter can be switched between PFM and PWM by the WK pin in SBC Stop Mode.				
PWM_AUTO	3	rw	Automatic transition PFM-PWM in SBC Stop Mode  This bit is used to activate the automatic transition PFM to PWM.  O <sub>B</sub> Buck converter always uses PFM in SBC Stop Mode (default)  1 <sub>B</sub> Buck converter uses automatic transition PFM to PWM in case large current needed in SBC Stop Mode. To come back in PFM, write a SBC Stop Mode command to M_S_CTRL.				
Reserved	2	r	Reserved, always reads as 0				
BOOST_EN	1	rwh	Boost converter enable  0 <sub>B</sub> Boost Off  1 <sub>B</sub> Boost enabled, automatic switch ON for LOW V <sub>S</sub> Voltage				
CFG2	0	rw	Configuration Select 2  0 <sub>B</sub> Fail Output (FO) enabled after 2nd watchdog trigger fail				

- 1. The FO\_ON bit is cleared by the SBC after SBC Restart Mode. Clearing the bit via SPI or via SBC Restart Mode will not disable the FO output, if the failure condition is still present. See also **Chapter 11** for FO activation and deactivation. Setting the FO output via an SPI should be used for testing purposes only.
- 2. The selection between Config 1/3 respectively Config 2/4 is done by the pin INTN. The INTN pin defines if the SBC enters to SBC Fail-Safe Mode with VCC1 OFF in case of a watchdog failure.

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

## **Watchdog Control**

# WD\_CTRL

Watchdog Control (Address 000 0011<sub>B</sub>)

POR / Soft Reset Value: 0001 0100<sub>B</sub>; Restart Value: x0xx x100<sub>B</sub>

7	6	5	4	3	2	1	0
CHECKSUM	WD_STM_EN _0	WD_WIN	WD_EN_WK_ BUS	MAX_3_RST		WD_TIMER	
rw	rwh	rw	rw	rw		rwh	

Field	Bits	Type	Description
CHECKSUM	7	rw	Watchdog Setting Checksum Bit The sum of bits 7:0 needs to have even parity  0 <sub>B</sub> Counts as 0 for checksum calculation  1 <sub>B</sub> Counts as 1 for checksum calculation
WD_STM_EN_0	6	rwh	Watchdog Deactivation during SBC Stop Mode, bit 0 (Chapter 12.2.4)  0 <sub>B</sub> Watchdog is active in Stop Mode  1 <sub>B</sub> Watchdog is deactivated in Stop Mode
WD_WIN	5	rw	Watchdog Type Selection  0 <sub>B</sub> Watchdog works as a Time-Out watchdog  1 <sub>B</sub> Watchdog works as a Window watchdog
WD_EN_WK_ BUS	4	rw	Watchdog Enable after Bus (CANx) Wake in SBC Stop Mode  0 <sub>B</sub> Watchdog will not start after a CANx wake  1 <sub>B</sub> Watchdog starts with a long open window after CANx Wake
MAX_3_RST	3	rw	Limit number of resets due to a Watchdog failure  0 <sub>B</sub> Always generate a reset in case of WD fail  1 <sub>B</sub> After 3 consecutive resets due to WD fail, no further reset is generated (only valid in config 1/3)
WD_TIMER	2:0	rwh	Watchdog Timer Period  000 <sub>B</sub> 10ms  001 <sub>B</sub> 20ms  010 <sub>B</sub> 50ms  011 <sub>B</sub> 100ms  100 <sub>B</sub> 200ms  101 <sub>B</sub> 500ms  111 <sub>B</sub> 1000ms  111 <sub>B</sub> reserved

- 1. See **Chapter 12.2.3** for calculating the checksum.
- 2. See also Chapter 12.2.4 for more information on disabling the watchdog in SBC Stop Mode.
- 3. See **Chapter 12.2.4** for more information on the effect of the bit WD\_EN\_WK\_BUS.

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Bus Control 0**

#### BUS CTRL 0

Bus Control 0 (Address 000 0100<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0000 00yy<sub>B</sub>



Field	Bits	Туре	Description			
Reserved	7:2	r	Reserved, always reads as 0			
CAN0	1:0	rwh	HS-CAN_0 Module Modes  00 <sub>B</sub> CAN OFF  01 <sub>B</sub> CAN is wake capable  10 <sub>B</sub> CAN Receive Only Mode  11 <sub>B</sub> CAN Normal Mode			

- 1. See Figure 18 for detailed state changes of the CAN Transceiver for different SBC modes.
- 2. Failure Handling Mechanism: When the SBC enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

## **Internal Wake Input Control 0**

# WK\_CTRL\_0

Internal Wake Input Control 0 (Address 000 0110<sub>B</sub>)

POR / Soft Reset Value: 0000 0001<sub>B</sub>; Restart Value: 0xxx 000x<sub>B</sub>

7	6	5	4	3	2	1	0
Reserved	TIMER1_WK_ EN	VBSENS	E_CFG	Reserved	WD_STM_EN _1	Reserved	VBSENSE_EN
r	rw	rw	I	r	rwh	r	rw

Field	Bits	Type	Description
Reserved	7	r	Reserved, always reads as 0
TIMER1_WK_ EN	6	rw	Wake Source Control (for cyclic wake)  0 <sub>B</sub> Cyclic wake disabled  1 <sub>B</sub> Cyclic wake enabled as a wake source
VBSENSE_CFG	5:4	rw	Battery Voltage Monitoring Threshold Selection  00 <sub>B</sub> VBSENSE0 threshold selected (highest threshold)  01 <sub>B</sub> VBSENSE1 threshold selected  10 <sub>B</sub> VBSENSE2 threshold selected  11 <sub>B</sub> VBSENSE3 threshold selected
Reserved	3	r	Reserved, always reads as 0
WD_STM_EN_1	2	rwh	Watchdog Deactivation during Stop Mode, bit 1 (Chapter 12.2.4)  0 <sub>B</sub> Watchdog is active in Stop Mode  1 <sub>B</sub> Watchdog is deactivated in Stop Mode
Reserved	1	r	Reserved, always reads as 0
VBSENSE_EN	0	rw	Enable the fast battery voltage monitoring  0 <sub>B</sub> Fast Vbatt Monitoring disabled  1 <sub>B</sub> Fast Vbatt Monitoring enabled

Note: See also **Chapter 12.2.4** for more information on disabling the watchdog in SBC Stop Mode.

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **External Wake Source Control 1**

#### WK\_CTRL\_1

External Wake Source Control 1 (Address 000 0111<sub>B</sub>)

POR / Soft Reset Value: 0000 0001<sub>B</sub>; Restart Value: 0000 000x<sub>B</sub>

7	6	5	4	3	2	1	0
			Reserved				WK_EN
			r				rwh

Field	Bits	Туре	Description
Reserved	7:1	r	Reserved, always reads as 0
WK_EN	0	rwh	WK Wake Source Control
			0 <sub>B</sub> WK wake disabled
			1 <sub>B</sub> WK is enabled as a wake source

#### **Notes**

1. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), the WK\_CTRL\_1 is modified to the value '0000 0001' in order to ensure that the device can be woken again.

# **Multi-CAN Power+ System Basis Chip**




## **Serial Peripheral Interface**

# **Wake Input Level Control**

## WK\_PUPD\_CTRL

Wake Input Level Control (Address 000 1000<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0000 00xx<sub>B</sub>



Field	Bits	Туре	Description
Reserved	7:2	r	Reserved, always reads as 0
WK_PUPD	1:0	rw	WK Pull-Up / Pull-Down Configuration
			00 <sub>B</sub> No pull-up / pull-down selected
			01 <sub>B</sub> Pull-down resistor selected
			10 <sub>B</sub> Pull-up resistor selected
			11 <sub>B</sub> Automatic switching to pull-up or pull-down

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Bus Control 2**

#### BUS\_CTRL\_2

Bus Control 2 (Address 000 1010<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: xx0y y0yy<sub>B</sub>

7	6	5	4	3	2	1	0
CAN_2_Flash	CAN_1_Flash	Reserved	CAN	12	Reserved	CAN	<b>I</b> 1
rw	rw	r	rwl	า	r	rw	h

Field	Bits	Туре	Description
CAN_2_Flash	7	rw	CAN2 Flash Mode activation  0 <sub>B</sub> Flash Mode disabled: CAN communication up to 5MBaud  1 <sub>B</sub> Flash Mode enabled: CAN communication for higher than 5MBaud  (higher emission on CAN bus - no slew rate control)
CAN_1_Flash	6	rw	CAN1 Flash Mode activation  0 <sub>B</sub> Flash Mode disabled: CAN communication up to 5MBaud  1 <sub>B</sub> Flash Mode enabled: CAN communication for higher than 5MBaud  (higher emission on CAN bus - no slew rate control)
Reserved	5	r	Reserved, always reads as 0
CAN2	4:3	rwh	HS-CAN_2 Module Modes  00 <sub>B</sub> CAN OFF  01 <sub>B</sub> CAN is wake capable  10 <sub>B</sub> CAN Receive Only Mode  11 <sub>B</sub> CAN Normal Mode
Reserved	2	r	Reserved, always reads as 0
CAN1	1:0	rwh	HS-CAN_1 Module Modes  00 <sub>B</sub> CAN OFF  01 <sub>B</sub> CAN is wake capable  10 <sub>B</sub> CAN Receive Only Mode  11 <sub>B</sub> CAN Normal Mode

- 1. See Figure 18 for detailed state changes of the CAN Transceiver for different SBC modes.
- 2. Failure Handling Mechanism: When the device enters SBC Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

# Timer\_0 Control and Selection

## TIMER\_CTRL\_0

Timer\_0 Control and Selection (Address 000  $1100_B$ )

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0000 0000<sub>B</sub>

7	6	5	4	3	2	1	0
		Reserved	I	I		TIMER_0_PER	
		r				rwh	

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
TIMER_0_PER	IMER_0_PER 2:0 rwh Cyclic Wake Period Configuration		Cyclic Wake Period Configuration
			000 <sub>B</sub> 10ms
			001 <sub>B</sub> 20ms
			010 <sub>B</sub> 50ms
			011 <sub>B</sub> 100ms
			100 <sub>B</sub> 200ms
			101 <sub>B</sub> 1s
			110 <sub>B</sub> 2s
			111 <sub>B</sub> reserved

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Hardware Control 1**

#### HW\_CTRL\_1

Hardware Control 1 (Address 000 1110<sub>B</sub>)

POR / Soft Reset Value: 0000 00yy<sub>B</sub>; Restart Value: 0x0x xxxx<sub>B</sub>

	7	6	5	4	3	2	1	0
٠	ADC_SEL	SOFT_RESET _RSTN	BST_VB_UV_ OFF	Reserved	ВОО	ST_V	VEXT_	VCFG
	rw	rw	rw	r	r۱	V	rw	<sub>'</sub> h

Field	Bits	Туре	Description
ADC_SEL	7	rw	8 bit ADC input channel selector  0 <sub>B</sub> WK pin is selected  1 <sub>B</sub> VBSENSE pin is selected
SOFT_RESET_ RSTN	6	rw	Soft Reset Configuration  0 <sub>B</sub> RSTN will be triggered (pulled low) during a Soft Reset (default)  1 <sub>B</sub> No RSTN triggering during a Soft Reset
BST_VB_UV_ OFF	5	rw	Boost switch-off control on VBSENSE low voltage condition  0 <sub>B</sub> Boost automatic switch-off disable  1 <sub>B</sub> Boost automatic switch-off enable
Reserved	4	r	Reserved, always reads as 0
BOOST_V	3:2	rw	BOOST Output voltage configuration  00 <sub>B</sub> 6.7V output (default)  01 <sub>B</sub> 8V output  10 <sub>B</sub> 10V output  11 <sub>B</sub> 12V output
VEXT_VCFG	1:0	rwh	VEXT Output voltage configuration  00 <sub>B</sub> 5.0V output  01 <sub>B</sub> 3.3V output (default)  10 <sub>B</sub> 1.8V output  11 <sub>B</sub> 1.2V output

- 1. After triggering a SBC Software Reset the bits **VEXT\_VCFG** remain unchanged, as shown by the 'y' in the POR/Soft Reset Value.
- 2. The VEXT\_VCFG can not be accessed if the PCFG pin is connected to GND. Always read '01'.

# **Multi-CAN Power+ System Basis Chip**



# **Serial Peripheral Interface**

#### **Bus Control 3**

#### BUS\_CTRL\_3

Bus Control 3 (Address 000 1011<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 000x x0yy<sub>B</sub>

7	6	5	4	3	2	1	0
	Reserved	1	CAN_0_Flash	CAN_3_Flash	Reserved	CAN3	
	r		rw	rw	r	rwh	

Field	Bits	Туре	Description
Reserved	7:5	r	Reserved, always reads as 0
CAN_0_Flash	4	rw	CANO Flash Mode activation  0 <sub>B</sub> Flash Mode disabled: CAN communication up to 5MBaud  1 <sub>B</sub> Flash Mode enabled: CAN communication for higher than 5MBaud  (higher emission on CAN bus - no slew rate control)
CAN_3_Flash	3	rw	CAN3 Flash Mode activation  0 <sub>B</sub> Flash Mode disabled: CAN communication up to 5MBaud  1 <sub>B</sub> Flash Mode enabled: CAN communication for higher than 5MBaud  (higher emission on CAN bus - no slew rate control)
Reserved	2	r	Reserved, always reads as 0
CAN3	1:0	rwh	HS-CAN_3 Module Modes  00 <sub>B</sub> CAN OFF  01 <sub>B</sub> CAN is wake capable  10 <sub>B</sub> CAN Receive Only Mode  11 <sub>B</sub> CAN Normal Mode

- 1. See Figure 18 for detailed state changes of CAN Transceiver for different SBC modes.
- 2. Failure Handling Mechanism: When the device enters Fail-Safe Mode due to a failure (e.g. TSD2, WD-Failure), then the bus and wake registers are modified by the SBC in order to ensure that the device can be woken again. Refer to the respective register descriptions.

## **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

**System Status Control** 

#### SYS\_STATUS\_CTRL

System Status Control (Address 001 1110<sub>B</sub>)

POR Value: 0000 0000<sub>B</sub>; Restart Value/Soft Reset Value: xxxx xxxx<sub>B</sub>

7	6	5	4	3	2	1	0
			SYS_	STAT			
	ı	ı	313	SIAI	1		i
			rv	V			

Field	Bits	Туре	Description
SYS_STAT	7:0	rw	System Status Control Byte (bit0=LSB; bit7=MSB)  Dedicated byte for system configuration, access only by microcontroller

- 1. The **SYS\_STATUS\_CTRL** register is an exception for the default values, i.e. it will keep its configured value even after a Software Reset.
- 2. This byte is intended for storing system configurations of the ECU by the microcontroller and is only accessible in SBC Normal Mode. The byte is not accessible by the SBC and is also not cleared after SBC Fail-Safe or Restart Mode. It allows the microcontroller to quickly store the system configuration without losing the data.

#### **Multi-CAN Power+ System Basis Chip**



# **Serial Peripheral Interface**

## 13.6 SPI Status Information Registers

Read/Clear Operation (see **Chapter 13.3**):

- One 16-bit SPI command consist of two bytes:
  - the 7-bit address and one additional bit for the register access mode and
  - following the data byte will be ignored when accessing a status register The numbering of following bit definitions refers to the data byte and correspond to the bits D0...D7 and to the SPI bits 8...15.
- There are three different bit types:
  - 'r' = READ: read only bits (or reserved bits)
  - 'rc' = READ/CLEAR: readable and clearable bits
  - 'rh' = READ/HARDWARE: readable and the possibility that the hardware can change the bits
- Reading a register is done byte wise by setting the SPI bit 7 to "0" (= Read Only)
- Clearing a register is done byte wise by setting the SPI bit 7 to "1"
- SPI status registers are in general not cleared or changed automatically (an exception are the **WD\_FAIL** bits). This must be done by the microcontroller via SPI command

The registers are addressed wordwise.

#### **Multi-CAN Power+ System Basis Chip**



**Serial Peripheral Interface** 

#### **General Status Registers** 13.6.1

**Supply Voltage Fail Status 1** 

# SUP\_STAT\_1

Supply Voltage Fail Status 1 (Address 100 0000<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: xx0x xxxx<sub>B</sub>

7	6	5	4	3	2	1	0
VB_UV_BST	VS_UV	Reserved	VEXT_OC	VREG_UV	VEXT_OT	VIO_OV	VIO_WARN
rc	rc	r	rc	rc	rc	rc	rc

Field	Bits	Type	Description
VB_UV_BST	7	rc	VBSENSE low voltage detection  0 <sub>B</sub> No VBSENSE low voltage detected  1 <sub>B</sub> VBSENSE low voltage detected
VS_UV	6	rc	VS Undervoltage Detection ( $V_{s,uv}$ ) $0_B$ No $V_S$ undervoltage detected $1_B$ $V_S$ undervoltage detected
Reserved	5	r	Reserved, always reads as 0
VEXT_OC	4	rc	VEXT Overcurrent Detection  0 <sub>B</sub> No OC  1 <sub>B</sub> OC detected
VREG_UV	3	rc	The status is related to VEXT  0 <sub>B</sub> No VEXT UV detection  1 <sub>B</sub> VEXT UV Fail detected
VEXT_OT	2	rc	VEXT Overtemperature Detection  0 <sub>B</sub> No overtemperature  1 <sub>B</sub> VEXT overtemperature detected
VIO_OV	1	rc	VIO Overvoltage Detection (V <sub>IO,OV,r</sub> )  0 <sub>B</sub> No VIO overvoltage warning  1 <sub>B</sub> VIO overvoltage detected
VIO_WARN	0	rc	VIO Undervoltage Prewarning (V <sub>PW,f</sub> )  0 <sub>B</sub> No VIO undervoltage prewarning  1 <sub>B</sub> VIO undervoltage prewarning detected

- 1. The VIO undervoltage prewarning threshold  $V_{PW,f}$  is a fixed threshold and independent of the VIO undervoltage reset thresholds.
- 2. VIO\_WARN bit setting: It is never updated in SBC Restart Mode. In SBC Init Mode it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode. It is never updated in SBC Sleep Mode and it is always updated in any SBC modes in a VIO\_SC condition (after VIO\_UV = 1 longer than  $t_{vio,sc}$ ).

#### **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Supply Voltage Fail Status 0**

# SUP STAT 0

Supply Voltage Fail Status 0 (Address 100 0001<sub>B</sub>)

POR / Soft Reset Value: y000 0000<sub>B</sub>; Restart Value: x000 0xxx<sub>B</sub>

7	6	5	4	3	2	1	0
POR		Rese	rved	1	VIO_SC	VIO_UV_FS	VIO_UV
rc		ľ	•		rc	rc	rc

Field	Bits	Туре	Description
POR	7	rc	Power-On Reset Detection
			0 <sub>B</sub> No POR
			1 <sub>B</sub> POR occurred
Reserved	6:3	r	Reserved, always reads as 0
VIO_SC	2	rc	VIO Short to GND Detection
			0 <sub>B</sub> No short
			1 <sub>B</sub> VIO short to GND detected
VIO_UV_FS	1	rc	VIO UV-Detection (due to VRTx reset)
			0 <sub>B</sub> No Fail-Safe Mode entry due to 4th consecutive VIO_UV
			1 <sub>B</sub> Fail-Safe Mode entry due to 4th consecutive VIO_UV
VIO_UV	0	rc	VIO UV-Detection (due to VRTx reset)
			0 <sub>B</sub> No VIO_UV detection
			1 <sub>B</sub> VIO UV-Fail detected

- 1. The MSB of the POR/Soft Reset value is marked as 'y': the default value of the POR bit is set after Power-on reset (POR value = 1000 0000). However it will be cleared after a SBC Software Reset command (Soft Reset value = 0000 0000).
- 2. During SBC Sleep Mode, the bits VIO\_SC, VIO\_OV and VIO\_UV will not be set because the regulator suppling VIO is off
- 3. The VIO\_UV bit is never updated in SBC Restart Mode. In SBC Init Mode, it is only updated after RSTN was released for the first time. It is always updated in SBC Normal and Stop Mode, and it is always updated in any SBC modes in a VIO\_SC condition (after VIO\_UV = 1 longer than t<sub>vio,sc</sub>).

# **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

## **Thermal Protection Status**

#### THERM\_STAT

Thermal Protection Status (Address 100 0010<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0xx0 0xxx<sub>B</sub>

7	6	5	4	3	2	1	0
Reserved	VCC1_OT	BOOST_OT	Rese	rved	TSD2	TSD1	TPW
r	rc	rc		ſ	rc	rc	rc

Field	Bits	Туре	Description
Reserved	7	r	Reserved, always reads as 0
VCC1_OT	6	rc	VCC1 Overtemperature detection  0 <sub>B</sub> No VCC1 overtemperature  1 <sub>B</sub> VCC1 overtemperature detected
BOOST_OT	5	rc	Boost Overtemperature detection  0 <sub>B</sub> No Boost overtemperature  1 <sub>B</sub> Boost overtemperature detected
Reserved	4:3	r	Reserved, always reads as 0
TSD2	2	rc	TSD2 Thermal Shut-Down Detection  0 <sub>B</sub> No TSD2 event  1 <sub>B</sub> TSD2 OT detected - leading to SBC Fail-Safe Mode
TSD1	1	rc	TSD1 Thermal Shut-Down Detection  0 <sub>B</sub> No TSD1 fail  1 <sub>B</sub> TSD1 OT detected
TPW	0	rc	Thermal Pre Warning  0 <sub>B</sub> No Thermal Pre warning  1 <sub>B</sub> Thermal Pre warning detected

Note:

TPW, TSD1 and TSD2 are not reset automatically, even if the overtemperature pre warning or TSD1/2 conditions are not longer present.

#### **Multi-CAN Power+ System Basis Chip**




#### **Serial Peripheral Interface**

#### **Device Information Status**

# DEV\_STAT

Device Information Status (Address 100 0011<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: xx00 xxxx<sub>B</sub>



Field	Bits	Type	Description
DEV_STAT	7:6	rc	<b>Device Status before Restart Mode</b> 00 <sub>B</sub> Cleared (Register must be actively cleared)
			01 <sub>B</sub> Restart due to failure described in <b>Table 8</b> and <b>Table 9</b> .
			10 <sub>B</sub> Sleep Mode
			11 <sub>B</sub> Reserved
Reserved	5:4	r	Reserved, always reads as 0
WD_FAIL	3:2	rh	Number of WD-Failure Events (1/2 WD failures depending on INTN)
			00 <sub>B</sub> No WD Fail
			01 <sub>B</sub> 1x WD Fail, FOx activation- Config 1/2
			10 <sub>B</sub> 2x WD Fail, FOx activation- Config 3/4
			11 <sub>B</sub> Reserved (never reached)
SPI_FAIL	1	rc	SPI Fail Information
			0 <sub>B</sub> No SPI fail
			1 <sub>B</sub> Invalid SPI command detected
FO_ON_STATE	0	rc	Activation of Fail Output FO
			0 <sub>B</sub> No Failure
			1 <sub>B</sub> Failure occurred, FO is activated

- 1. The WD\_FAIL bits are configured as a counter and are the only status bits, which are cleared automatically by the SBC. They are cleared after a successful watchdog trigger and when the watchdog is stopped (also in SBC Sleep and Fail-Safe Mode unless it was reached due to a watchdog failure). See also Chapter 11.1.
- 2. The SPI\_FAIL bit is cleared only by SPI command.
- 3. With Config 2/4, the WD\_Fail counter is frozen in case of WD trigger failure until a successful WD trigger occurs.

#### **Multi-CAN Power+ System Basis Chip**



## **Serial Peripheral Interface**

#### **Bus Communication Status 0**

#### BUS STAT 0

Bus Communication Status 0 (Address 100 0100<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0000 0xxx<sub>B</sub>

7	6	5	4	3	2	1	0
	1	Reserved		1	CAN_0	_FAIL	VCAN_UV
_		r			rc		rc

Field	Bits	Туре	Description
Reserved	7:3	r	Reserved, always reads as 0
CAN_0_FAIL	2:1	rc	CAN_0 Failure Status
			00 <sub>B</sub> No error
			01 <sub>B</sub> CAN TSD shutdown
			10 <sub>B</sub> CAN_TXD_DOM: TXD dominant time out for more than 2ms
			11 <sub>B</sub> CAN_BUS_DOM: BUS dominant time out for more than 2ms
VCAN_UV	0	rc	Undervoltage CAN Bus Supply
			0 <sub>B</sub> Normal operation
			1 <sub>B</sub> CAN Supply undervoltage detected. Transmitter disabled

- 1. CANO Recovery Conditions:
  - 1.) TXD Time Out: TXDCAN0 goes HIGH or transmitter is switched off or the transceiver is wake capable.
  - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
  - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN\_UV.
  - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN0 needs to be HIGH for a certain time (transmitter enable time).
- 2. The VCAN\_UV comparator is enabled if the mode bit CANx\_1 = '1', i.e. in CAN Normal or CAN Receive Only Mode.

### **Multi-CAN Power+ System Basis Chip**



### **Serial Peripheral Interface**

### **Wake-up Source and Information Status 0**

### WK\_STAT\_0

Wake-up Source and Information Status 0 (Address  $100\,0110_B$ ) POR / Soft Reset Value:  $0000\,0000_B$ ; Restart Value:  $x0xx\,000x_B$ 

7	6	5	4	3	2	1	0
PFM_PWM	Reserved	CAN_0_WU	TIMER_O_WU		Reserved		WK_WU
rc	r	rc	rc		r		rc

Field	Bits	Туре	Description
PFM_PWM	7	rc	PFM_PWM automatic transition detected  0 <sub>B</sub> No automatic PFM_PWM transition detected  1 <sub>B</sub> Automatic PFM_PWM transition detected
Reserved	6	r	Reserved, always reads as 0
CAN_0_WU	5	rc	Wake up via CAN_0 Bus  0 <sub>B</sub> No Wake up  1 <sub>B</sub> Wake up
TIMER_0_WU	4	rc	Wake up via cyclic wake  0 <sub>B</sub> No Wake up  1 <sub>B</sub> Wake up
Reserved	3:1	r	Reserved, always reads as 0
WK_WU	0	rc	Wake up via WK  0 <sub>B</sub> No Wake up  1 <sub>B</sub> Wake up

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

### **Multi-CAN Power+ System Basis Chip**



### **Serial Peripheral Interface**

**WK Input Level** 

### WK\_LVL\_STAT

WK Input Level (Address 100 1000<sub>B</sub>)

POR / Soft Reset Value: xx0x 000x<sub>B</sub>; Restart Value: xxxx x00x<sub>B</sub>

7	6	5	4	3	2	1	0
TEST	CFG1_STATE	CFG2_STATE	PCFG_STATE	VBAT_UV_ST ATE	Rese	rved	wĸ
r	r	r	r	r		•	r

Field	Bits	Туре	Description
TEST	7	r	Status of SBC Development Mode  0 <sub>B</sub> LOW Level (=0), Normal User Operation, SBC Development Mode is disabled  1 <sub>B</sub> HIGH Level (=1), SBC Development Mode is enabled, no reset triggered due to wrong Watchdog trigger
CFG1_STATE	6	r	Status of INTN Pin This bit shows the level of the INTN pin regarding the device configuration 0 <sub>B</sub> LOW Level; Fail-Safe Mode entered due to WD failure (1 or 2 failure) depending on CFG2 bit) Config 2/4 1 <sub>B</sub> HIGH Level; Fail-Safe Mode not entered, due to WD failure, Config 1/3
CFG2_STATE	5	r	Status of CFG2 bit on HW_CTRL_0 register  This bit shows the setting in bit CFG2  0 <sub>B</sub> LOW Level (=0), Fail Outputs (FOx) are active after 2nd watchdog trigger fail Config 3/4  1 <sub>B</sub> HIGH Level (=1); Fail Outputs (FOx) are active after 1st watchdog trigger fail Config 1/2
PCFG_STATE	4	r	Status of PCFG Pin  0 <sub>B</sub> LOW Level; (connected to GND)  1 <sub>B</sub> HIGH Level; (left OPEN)
VBAT_UV_ STATE	3	r	VBSENSE Undervoltage Detection Status  0 <sub>B</sub> No VBSENSE undervoltage detected  1 <sub>B</sub> VBSENSE undervoltage detected
Reserved	2:1	r	Reserved, always reads as 0
WK	0	r	Status of WK  0 <sub>B</sub> LOW Level (=0)  1 <sub>B</sub> HIGH Level (=1)

### **Multi-CAN Power+ System Basis Chip**



### **Serial Peripheral Interface**

### Wake-up Source and Information Status 2

### WK\_STAT\_2

Wake-up Source and Information Status 2 (Address 100 1001<sub>B</sub>)
POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: x000 0xxx<sub>B</sub>

7	6	5	4	3	2	1	0
VBAT_UV_LA TCH		Rese	rved		CAN_3_WU	CAN_2_WU	CAN_1_WU
rc		r	•		rc	rc	rc

Field	Bits	Туре	Description
VBAT_UV_	7	rc	VBSENSE Undervoltage Detection
LATCH			0 <sub>B</sub> No VBSENSE undervoltage detected
			1 <sub>B</sub> VBSENSE undervoltage detected (latched status)
Reserved	6:3	r	Reserved, always reads as 0
CAN_3_WU	2	rc	Wake up via CAN_3 Bus
			0 <sub>B</sub> No wake up
			1 <sub>B</sub> Wake up
CAN_2_WU	1	rc	Wake up via CAN_2 Bus
			0 <sub>B</sub> No wake up
			1 <sub>B</sub> Wake up
CAN_1_WU	0	rc	Wake up via CAN_1 Bus
			0 <sub>B</sub> No wake up
			1 <sub>B</sub> Wake up

Note: The respective wake source bit will also be set when the device is woken from SBC Fail-Safe Mode.

### **Multi-CAN Power+ System Basis Chip**



#### **Serial Peripheral Interface**

#### **Bus Communication Status 2**

### BUS\_STAT\_2

Bus Communication Status 2 (Address 100 1010<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 00xx 00xx<sub>R</sub>



Field	Bits	Туре	Description
Reserved	7:6	r	Reserved, always reads as 0
CAN_2_FAIL	5:4	rc	CAN_2 Failure Status
			00 <sub>B</sub> No error
			01 <sub>B</sub> CAN TSD shutdown
			10 <sub>B</sub> CAN_TXD_DOM: TXD dominant time out for more than 2ms
			11 <sub>B</sub> CAN_BUS_DOM: BUS dominant time out for more than 2ms
Reserved	3:2	r	Reserved, always reads as 0
CAN_1_FAIL	1:0	rc	CAN_1 Failure Status
			00 <sub>B</sub> No error
			01 <sub>B</sub> CAN TSD shutdown
			10 <sub>B</sub> CAN_TXD_DOM: TXD dominant time out for more than 2ms
			11 <sub>B</sub> CAN_BUS_DOM: BUS dominant time out for more than 2ms

#### **Notes**

- 1. CAN Recovery Conditions:
  - 1.) TXD Time Out: TXDCANx goes HIGH or transmitter is switched off or the transceiver is wake capable.
  - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
  - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN\_UV.
  - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCANx needs to be HIGH for a certain time (transmitter enable time).

### **Multi-CAN Power+ System Basis Chip**




#### **Serial Peripheral Interface**

#### **Bus Communication Status 3**

#### **BUS\_STAT\_3**

Bus Communication Status 3 (Address 100 1011<sub>B</sub>)

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: 0000 00xx<sub>B</sub>



Field	Bits	Туре	Description
Reserved	7:2	r	Reserved, always reads as 0
CAN_3_FAIL	1:0	rc	CAN_3 Failure Status
			00 <sub>B</sub> No error
			01 <sub>B</sub> CAN TSD shutdown
			10 <sub>B</sub> CAN_TXD_DOM: TXD dominant time out for more than 2ms
			11 <sub>B</sub> CAN_BUS_DOM: BUS dominant time out for more than 2ms

#### **Notes**

- 1. CAN Recovery Conditions:
  - 1.) TXD Time Out: TXDCAN3 goes HIGH or transmitter is switched off or the transceiver is wake capable.
  - 2.) Bus dominant time out: Bus will become recessive or transceiver is set to wake capable or switched off.
  - 3.) Supply undervoltage: as soon as the threshold is crossed again, i.e. VCAN > VCAN\_UV.
  - 4.) In all cases (also for TSD shutdown): to enable the Bus transmission again, TXDCAN3 needs to be HIGH for a certain time (transmitter enable time).

### **Multi-CAN Power+ System Basis Chip**



### **Serial Peripheral Interface**

### **SMPS** state

SMPS\_STAT

SMPS state (Address  $100 \ 1100_B$ )

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: xxx0 0xx0<sub>B</sub>

7	6	5	4	3	2	1	0
BST_ACT	BST_SH	BST_OP	Reser	rved	BCK_SH	BCK_OP	Reserved
rc	rc	rc	r		rc	rc	r

Field	Bits	Туре	Description					
BST_ACT	7	rc	Boost Regulator Active  0 <sub>B</sub> Boost not active  1 <sub>B</sub> Boost active					
BST_SH	6	rc	BSTD short detection  0 <sub>B</sub> No short detected on BSTD pin  1 <sub>B</sub> BSTD short to supply					
BST_OP	5	rc	BSTD open detection  0 <sub>B</sub> No open detected on BSTD pin  1 <sub>B</sub> BSTD loss of diode detected or loss of Boost GND					
Reserved	4:3	r	Reserved, always reads as 0					
BCK_SH	2	rc	$\begin{array}{ll} \textbf{BCKSW pin short detection} \\ \textbf{0}_{\text{B}} & \text{No BCKSW short detected} \\ \textbf{1}_{\text{B}} & \text{Short to GND or short to } \textit{V}_{\text{S}} \text{ detected on BCKSW pin} \end{array}$					
BCK_OP	1	rc	BCKSW pin open detection  0 <sub>B</sub> No BCKSW open detected  1 <sub>B</sub> BCKSW loss of freewheeling or BCKSW loss of GND					
Reserved	0	r	Reserved, always reads as 0					

### **Multi-CAN Power+ System Basis Chip**



### **Serial Peripheral Interface**

**ADC** state

ADC\_STAT

ADC state (Address  $101\ 1000_{\rm B}$ )

POR / Soft Reset Value: 0000 0000<sub>B</sub>; Restart Value: xxxx xxxx<sub>B</sub>

7	6	5	4	3	2	1	0		
				1					
	ADC								
	1	į.	İ	1	i	İ	ì		
			r	C					

Field	Bits	Туре	Description
ADC	7:0	rc	ADC output

### **Multi-CAN Power+ System Basis Chip**



**Serial Peripheral Interface** 

# 13.6.2 Family and Product Information Register

**Family and Product Identification Register** 

### FAM\_PROD\_STAT

Family and Product Identification Register (Address 111 1110<sub>B</sub>)
POR / Soft Reset Value: 0100 yyyy <sub>B</sub>; Restart Value: 0100 yyyy<sub>B</sub>



Field	Bits	Туре	Description
FAM	7:4	r	SBC Family Identifier (bit4=LSB; bit7=MSB)
			0 0 01 <sub>B</sub> Driver SBC Family
			0 0 10 <sub>B</sub> DC/DC-SBC Family
			0 0 11 <sub>B</sub> Mid-Range SBC Family
			0 1 00 <sub>B</sub> Multi-CAN Power+ SBC Family
			0 1 01 <sub>B</sub> LITE SBC Family
			0 1 00 <sub>B</sub> Mid-Range+ SBC Family
PROD	3:0	r	SBC Product Identifier (bit0=LSB; bit3=MSB)
			0 0 0 0 <sub>B</sub> TLE9278-3BQX
			0 0 0 1 <sub>B</sub> TLE9278-3BQX V33
			0 0 1 0 <sub>B</sub> TLE9278BQX
			0 0 1 1 <sub>B</sub> TLE9278BQX V33

#### **Notes**

1. The actual default register value after POR, Soft Reset or Restart of PROD depends on the respective product. Therefore the value 'y' is specified.



### **Serial Peripheral Interface**

### 13.7 Electrical Characteristics

### **Table 25** Electrical Characteristics: Power Stage

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Value			Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
SPI frequency							
Maximum SPI frequency	$f_{\rm SPI,max}$	-	-	4.0	MHz	1)	P_13.7.1
SPI Interface; Logic Inputs		d CSN					
H-input Voltage Threshold	V <sub>IH</sub>	-	-	0.7 × V <sub>IO</sub>	V	_	P_13.7.2
L-input Voltage Threshold	V <sub>IL</sub>	0.3 × V <sub>IO</sub>	-	-	V	_	P_13.7.3
Hysteresis of input Voltage	V <sub>IHY</sub>	-	0.2 × V <sub>IO</sub>	_	V	_1)	P_13.7.4
Pull-up Resistance at pin CSN	R <sub>ICSN</sub>	20	40	80	kΩ	$V_{\rm CSN} = 0.7 \times V_{\rm IO}$	P_13.7.5
Pull-down Resistance at pin SDI and CLK	R <sub>ICLK/SDI</sub>	20	40	80	kΩ	$V_{\rm SDI/CLK} = 0.2 \times V_{\rm IO}$	P_13.7.6
Input Capacitance at pin CSN, SDI or CLK	Cı	-	10	_	pF	1)	P_13.7.7
Logic Output SDO							
H-output Voltage Level	$V_{SDOH}$	V <sub>IO</sub> - 0.4	V <sub>IO</sub> - 0.2	-	V	I <sub>DOH</sub> = -1.6 mA	P_13.7.8
L-output Voltage Level	$V_{SDOL}$	-	0.2	0.4	٧	I <sub>DOL</sub> = 1.6 mA	P_13.7.9
Tri-state Leakage Current	I <sub>SDOLK</sub>	-10	_	10	μΑ	$V_{\text{CSN}} = V_{\text{IO}};$ $0 \text{ V} < V_{\text{DO}} < V_{\text{IO}}$	P_13.7.10
'Tri-state Input Capacitance	$C_{SDO}$	_	10	15	pF	1)	P_13.7.11
Data Input Timing <sup>1)</sup>		·					·
Clock Period	t <sub>pCLK</sub>	250	-	-	ns	-	P_13.7.12
Clock HIGH Time	$t_{CLKH}$	125	_	-	ns	-	P_13.7.13
Clock LOW Time	$t_{CLKL}$	125	-	-	ns	-	P_13.7.14
Clock LOW before CSN LOW	$t_{bef}$	125	-	-	ns	-	P_13.7.15
CSN Setup Time	$t_{lead}$	250	-	-	ns	-	P_13.7.16
CLK Setup Time	t <sub>lag</sub>	250	_	-	ns	-	P_13.7.17
Clock LOW after CSN HIGH	$t_{beh}$	125	_	-	ns	-	P_13.7.18
SDI Setup Time	$t_{DISU}$	100	_	-	ns	-	P_13.7.19
SDI Hold Time	$t_{DIHO}$	50	_	-	ns	-	P_13.7.20
Input Signal Rise Time at pin SDI, CLK and CSN	t <sub>riN</sub>	-	_	50	ns	_	P_13.7.21
Input Signal Fall Time at pin SDI, CLK and CSN	t <sub>fIN</sub>	-	-	50	ns	_	P_13.7.22



### **Serial Peripheral Interface**

### **Table 25** Electrical Characteristics: Power Stage

 $V_{\rm S}$  = 5.5 V to 28 V,  $T_{\rm j}$  = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Delay Time for Mode Changes <sup>2)</sup>	$t_{Del,Mode}$	-	-	5	μs	-	P_13.7.23
CSN HIGH Time	t <sub>CSN(high)</sub>	3	_	_	μs	-	P_13.7.24
Data Output Timing <sup>1)</sup>							
SDO Rise Time	$t_{rSDO}$	_	30	80	ns	C <sub>L</sub> = 100 pF	P_13.7.25
SDO Fall Time	$t_{fSDO}$	_	30	80	ns	C <sub>L</sub> = 100 pF	P_13.7.26
SDO Enable Time	$t_{\sf ENSDO}$	_	_	50	ns	LOW impedance	P_13.7.27
SDO Disable Time	$t_{\sf DISSDO}$	_	_	50	ns	HIGH impedance	P_13.7.28
SDO Valid Time	$t_{\sf VASDO}$	_	_	50	ns	C <sub>L</sub> = 100 pF	P_13.7.29

<sup>1)</sup> Not subject to production test; specified by design.

<sup>2)</sup> Applies to all mode changes triggered via SPI commands.




Figure 46 SPI Timing Diagram

Note: Numbers in drawing correlate with the last 2 digits of the Number field in the Electrical Characteristics table.



**Application Information** 

# 14 Application Information

### 14.1 Application Diagram

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 47 TLE9278BQX V33 Application Diagram

### **Multi-CAN Power+ System Basis Chip**



### **Application Information**

Table 26 Bill of Material

Table 26	Bill of Material	aterial						
Ref. Typical Value		Purpose / Comment						
Capacitan	ces							
C1	47 μF ± 20% Electrolytic	Buffering capacitor to cut off battery spikes, depending on the application. The voltage rating depends on the application.						
C1fil	100 nF ± 20%, 50 V ceramic	Input filter battery capacitor for optimum EMC behavior.						
C2	100 μF ± 20%, 50 V, Electrolytic	Output Boost capacitor. ESR $\leq 1\Omega$ over the temperature range						
C3	110 μF ± 20%, 50 V Ceramic	Input Buck capacitor. Low ESR.						
C4, C5	22 μF ± 20%, 16V Ceramic	Output Buck capacitor, for optimum current capability and dynamic behavior. Low ESR.						
C <sub>6</sub>	10 μF ± 20%, 16 V ceramic	1) V <sub>EXT</sub> Output capacitor. Low ESR.						
C <sub>7</sub>	470 pF ± 20%, 16 V ceramic	$V_{\rm EXT}$ Filter capacitor (only needed if used for off-board supply).						
C <sub>8</sub>	22 nF ± 20%, 16 V ceramic	$V_{ m BSENSE}$ blocking capacitor. Low ESR.						
C <sub>9</sub>	22 nF ± 20%, 16 V ceramic	Spikes filtering, as required by application. Mandatory protection for off-board connection.						
C <sub>VCAN</sub>	1 μF ± 20%, 16 V ceramic	Input filter CAN supply. The capacitor must be placed close to the VCAN pin. For optimum EMC and CAN FD performances, the capacitor has to be $\geq$ 4.7 $\mu$ F						
C <sub>CANx</sub>	47 nF / OEM dependent	Split termination stability.						
Resistance	es							
R <sub>SHUNT</sub>	1 Ω ± 1%	Sense shunt for VEXT current limitation (configured to typ. 235 mA with 1 $\Omega$ shunt).						
R <sub>1</sub>	10 kΩ22 kΩ ± 5%	Selection of hardware configuration 1/3, i.e. in case of WD failure SBC Restart Mode is entered.  If not connected, then the hardware configuration 2/4 is selected.						
$\overline{R_2}$	$10 \text{ k}\Omega \pm 5\%^{2)}$	Limit the VBSENSE pin input current.						
R3	10 kΩ ± 5%	Wetting current of the switch, as required by application.						
R4	10 kΩ ± 5%	Limit the WK pin input current, e.g. for ISO pulses.						
R <sub>CANHx</sub>	60 Ω / OEM dependent	CAN bus termination.						
R <sub>CANL</sub>	60 Ω / OEM dependent	CAN bus termination.						
Inductors								
L <sub>1</sub>	22 μH47 μH ± 20%	<sup>3)</sup> Boost regulator coil. The saturation current depends on the application.						
L <sub>2</sub>	47 μH ± 20%	<sup>3)</sup> Buck regulator coil. The saturation current depends on the application.						



### **Application Information**

Table 26 Bill of Material (cont'd)

Ref.	Typical Value	Purpose / Comment			
D1	e.g.SS34HE3/9AT (Vishay) or similar	Reverse polarity protection.			
D2	e.g. SL04-GS08 (Vishay) or SS34HE3/9AT	Boost regulator power diode. Forward current depends on the application.			
T <sub>2</sub>	BCP 52-16, Infineon	Power element of VEXT, current limit to be configured via shunt $R_{\text{SHUNT}}$ .			
	MJD253, ON Semi	Alternative power element of VEXT.			
μC	e.g. XC2xxx	Microcontroller.			

- 1) For optimized EMC performance, one additional filter capacitor ≤ 10 nF ± 20% 16 V ceramic is required.
- 2) For ISO7637-2 pulse robustness, a higher value might be needed.
- 3) The saturation current must be define according to the maximum current capability by the application.




Figure 48 Hint for Increasing the Robustness of pin FO/TEST during Debugging or Programming

### **Multi-CAN Power+ System Basis Chip**



### **Application Information**

#### 14.2 ESD Tests

Tests for ESD robustness according to IEC61000-4-2 "GUN test" (150 pF, 330  $\Omega$ ) have been performed. The results and test condition are available in a test report. The values for the tests are listed below.

Table 27 ESD "GUN Test" 1)2)

Performed Test	Result	Unit	Remarks
ESD at pin VS, VBSENSE, VEXTIN, VEXTREF, WK, CANHx, CANLx versus GND	> 6	kV	positive pulse
ESD at pin VS, VBSENSE, VEXTIN, VEXTREF, WK, CANHx, CANLx versus GND	<-6	kV	negative pulse

<sup>1)</sup> ESD susceptibility "ESD GUN" according to EMC 1.3 Test Specification, Section 4.3 (IEC 61000-4-2). Tested by external test house (IBEE Zwickau, EMC Test report No. 09-12-18).

EMC and ESD susceptibility tests according to SAE J2962-2 (V. 2014-01-23) have been performed. Tested by external test house (Jakob Mooser GmbH, Test report No. 434/2016).

<sup>2)</sup> ESD Test "GUN Test" is specified with external components for pins VS, VBSENSE, VEXTIN, VEXTREF and WK. See the application diagrams in **Chapter 14.1** for more information.

### **Multi-CAN Power+ System Basis Chip**



**Application Information** 

### 14.3 Thermal Behavior of Package

The figure below shows the thermal resistance (Rth\_JA) of the device vs. the cooling area on the bottom of the PCB for Ta = 85°C. Every line reflects a different PCB and thermal via design.




Figure 49 Thermal Resistance (Rth\_JA) vs. Cooling Area




Figure 50 Board Setup

The Board setup is defined according to JESD 51-2,-5,-7.

Board:  $76.2 \times 114.3 \times 1.5 \text{ mm}^3$  with 2 inner copper layers (35 µm thick), with thermal via array under the exposed pad contacting the first inner copper layer and the cooling area on the bottom layer (70 µm).



**Package Outlines** 

### 15 Package Outlines




Figure 51 PG-VQFN-481)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### **Further information on packages**

https://www.infineon.com/packages

# **Multi-CAN Power+ System Basis Chip**



**Revision History** 

# 16 Revision History

Revision	Date	Changes
1.5	2019-09-27	Datasheet updated:
		• General
		<ul><li>corrected typo "ISO 11989-1" to "11898-1"</li></ul>
		<ul> <li>changed "SBC Software Development Mode" to "SBC Development Mode"</li> </ul>
		• Updated description of the leave procedure in <b>SBC Development Mode</b> (FO/TEST pin condition)
		• Figure 7 and Figure 10: added dot between VS and Boost Converter
		Updated Table 16
		<ul><li>added P_8.3.47 and P_8.3.48 (no product change)</li></ul>
		- tightened P_8.3.18
		<ul> <li>tightened P_8.3.8 and P_8.3.9 by additional footnote</li> </ul>
		Corrected Bit 6 Address (Status Information Field) in Table 24
		<ul> <li>Added footnote for R<sub>2</sub> in Table 26 (Bill of Material)</li> </ul>
		Added Figure 48
1.4	2019-01-23	Initial Release.

#### Trademarks

Edition 2019-09-27 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F68544718

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.