

Sample &

Buy





SLPS415D - SEPTEMBER 2013 - REVISED MARCH 2015

# CSD87384M Synchronous Buck NexFET™ Power Block II

Technical

Documents

# 1 Features

- Half-Bridge Power Block
- 90.5% System Efficiency at 25 A
- Up to 30 A Operation
- High Density 5 mm x 3.5 mm LGA Footprint
- Double-Side Cooling Capability
- Ultra-Low Profile 0.48 mm Max
- Optimized for 5 V Gate Drive
- Low Switching Losses
- Ultra-Low Inductance Package
- · RoHS Compliant
- Halogen Free
- Pb-Free

# 2 Applications

- Synchronous Buck Converters
  - High Frequency Applications
  - High Current, Low Duty Cycle Applications
- Multiphase Synchronous Buck Converters
- POL DC-DC Converters

# 3 Description

Tools &

Software

The CSD87384M NexFET<sup>TM</sup> Power Block II is a highly optimized design for synchronous buck applications offering high current and high efficiency capability in a small 5.0 mm  $\times$  3.5 mm outline. Optimized for 5 V gate drive applications, this product offers an efficient and flexible solution capable of providing a high density power supply when paired with any 5 V gate drive from an external controller or driver.

Support &


Community

**.**...


### Ordering Information<sup>(1)</sup>

				<b></b>
Device	Media	Qty	Package	Ship
CSD87384M	13-Inch Reel	2500	5 × 3.5 LGA	Tape and
CSD87384MT	7-Inch Reel	250	5 × 3.5 LGA	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.



# Typical Circuit



# Typical Power Block Efficiency and Power Loss



# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Spe	cifications 3
	5.1	Absolute Maximum Ratings 3
	5.2	Recommended Operating Conditions 3
	5.3	Power Block Performance 3
	5.4	Thermal Information 4
	5.5	Electrical Characteristics 4
	5.6	Typical Power Block Device Characteristics
	5.7	Typical Power Block MOSFET Characteristics7
6	Арр	lication and Implementation 10
	6.1	Application Information 10
	6.2	Power Loss Curves 10
	6.3	Safe Operating Curves (SOA) 10

	6.4	Normalized Curves	10
	6.5	Calculating Power Loss and SOA	12
7	Laye	out	13
	7.1	Layout Guidelines	13
	7.2	Layout Example	13
8	Dev	ice and Documentation Support	14
	8.1	Trademarks	14
	8.2	Electrostatic Discharge Caution	14
	8.3	Glossary	14
9	Mec	hanical, Packaging, and Orderable	
	Info	rmation	15
	9.1	CSD87384M Package Dimensions	15
	9.2	Land Pattern Recommendation	16
	9.3	Stencil Recommendation (100 µm)	16
	9.4	Stencil Recommendation (125 µm)	17
	9.5	Pin Drawing	17
	9.6	CSD87384M Embossed Carrier Tape Dimensions	18

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2014) to Revision D	Page
Changed capacitance units to read pF in Figure 15	
Changed capacitance units to read pF in Figure 16	
Changes from Revision A (September 2013) to Revision B	Page
Added small reel info	1
Changed Figure 16	
Changes from Original (September 2013) to Revision A	Page
Changed V <sub>GS(th)</sub> from 1.0 V to 1.1 V in the Electrical Characteristics table	



# **5** Specifications

# 5.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$  (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT
		V <sub>IN</sub> to P <sub>GND</sub>	-0.8	30	
		V <sub>SW</sub> to P <sub>GND</sub>		30	
Voltag	e	V <sub>SW</sub> to P <sub>GND</sub> (10 ns)		32	V
		$T_{G} \text{ to } V_{SW}$	-8	10	
		B <sub>G</sub> to P <sub>GND</sub>	-8	10	
I <sub>DM</sub>	Pulsed Current Rating <sup>(2)</sup>			95	Α
PD	Power Dissipation <sup>(3)</sup>			8	W
E	Avalanaha Enargy	Sync FET, $I_D = 68$ , $L = 0.1 \text{ mH}$		231	ml
E <sub>AS</sub>	Avalanche Energy	Control FET, $I_D = 31$ , $L = 0.1$ mH		48	mJ
TJ	Operating Junction		-55	150	°C
T <sub>stg</sub>	Storage Temperature Range	9	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

(2) Pulse Duration ≤50 µs, duty cycle ≤0.01

(3) Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) Cu

# 5.2 Recommended Operating Conditions

 $T_A = 25^{\circ}C$  (unless otherwise noted)

			MIM	MAX	UNIT
$V_{GS}$	Gate Drive Voltage		4.	5 8	V
V <sub>IN</sub>	Input Supply Voltage			24	V
$f_{\rm SW}$	Switching Frequency	$C_{BST} = 0.1 \ \mu F \ (min)$	200	0 1500	kHz
		No Airflow		30	Α
Operat	ing Current	With Airflow (200 LFM)		35	Α
		With Airflow + Heat Sink		40	Α
TJ	Operating Temperature			125	°C

# 5.3 Power Block Performance

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>LOSS</sub>	Power Loss <sup>(1)</sup>			3.7		W
I <sub>QVIN</sub>	V <sub>IN</sub> Quiescent Current	$T_G$ to $T_{GR} = 0$ V $B_G$ to $P_{GND} = 0$ V		10		μA

(1) Measurement made with six 10 µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins and using a high current 5 V driver IC.

SLPS415D-SEPTEMBER 2013-REVISED MARCH 2015

www.ti.com

# 5.4 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
Р	Junction-to-ambient thermal resistance (Min Cu) <sup>(1)</sup>			153	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance (Max Cu) (2)(1)			67	°C/W
D	Junction-to-case thermal resistance (Top of package) (1)			3.0	-C/W
R <sub>θJC</sub>	Junction-to-case thermal resistance (P <sub>GND</sub> Pin) <sup>(1)</sup>			1.25	

(1) R<sub>θJC</sub> is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 board. R<sub>θJC</sub> is specified by design while R<sub>θJA</sub> is determined by the user's board design.

(2) Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) Cu.

# 5.5 Electrical Characteristics


 $T_A = 25^{\circ}C$  (unless otherwise stated)

	DADAMETED	TEST CONDITIONS	Q1 C	ontrol FE	T	Q2	Sync FET		UNIT
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
STATIC	CHARACTERISTICS								
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 V, I_{DS} = 250 \mu A$	30			30			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	$V_{GS} = 0 V, V_{DS} = 24 V$			1			1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{DS} = 0 V, V_{GS} = 10 V$			100			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS}=V_{GS},I_{DS}=250~\mu A$	1.1		1.9	1.1		1.7	V
<b>D</b>	Drain to Course On Impedance	$V_{GS} = 4.5 \text{ V}, \text{ I}_{DS} = 25 \text{ A}$		7.5	8.9		2.15	2.6	0
R <sub>DS(on)</sub>	Drain-to-Source On-Impedance	V <sub>GS</sub> = 8 V, I <sub>DS</sub> = 25 A		6.4	7.7		1.95	2.4	mΩ
g <sub>fs</sub>	Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{DS} = 25 \text{ A}$		67			240		S
DYNAM	IIC CHARACTERISTICS								
C <sub>ISS</sub>	Input Capacitance <sup>(1)</sup>			884	1150		3760	4890	pF
C <sub>OSS</sub>	Output Capacitance (1)	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15 V,		452	588		1110	1440	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	f = 1MHz		19.4	25.2		87	114	pF
R <sub>G</sub>	Series Gate Resistance (1)			1.0	2.0		0.7	1.4	Ω
Qg	Gate Charge Total (4.5 V) (1)			7.1	9.2		31	40	nC
Q <sub>gd</sub>	Gate Charge – Gate-to-Drain	$V_{DS} = 15 V$ ,		1.5			8.6		nC
Q <sub>gs</sub>	Gate Charge – Gate-to-Source	I <sub>DS</sub> = 25 A		2.7			8.6		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			1.3			5.4		nC
Q <sub>OSS</sub>	Output Charge	$V_{DD} = 12 \text{ V}, V_{GS} = 0 \text{ V}$		11.3			37		nC
t <sub>d(on)</sub>	Turn On Delay Time			8.7			17.5		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V,		56			49		ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$I_{DS} = 25 \text{ A}, R_{G} = 2 \Omega$		14			29		ns
t <sub>f</sub>	Fall Time			7.6			8.2		ns
DIODE	CHARACTERISTICS								
$V_{SD}$	Diode Forward Voltage	$I_{DS} = 25 \text{ A}, V_{GS} = 0 \text{ V}$		0.85			0.80		V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>dd</sub> = 15 V, I <sub>F</sub> = 25 A,		21			51		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300 A/µs		21			32		ns

(1) Specified by design








# 5.6 Typical Power Block Device Characteristics


 $T_J = 125^{\circ}$ C, unless stated otherwise. For Figure 3 and Figure 4, the Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W) × 3.5 inches (L) × 0.062 inch (H) and 6 copper layers of 1 oz. copper thickness. See *Application and Implementation* for detailed explanation.





# **Typical Power Block Device Characteristics (continued)**


 $T_J = 125^{\circ}$ C, unless stated otherwise. For Figure 3 and Figure 4, the Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W) × 3.5 inches (L) × 0.062 inch (H) and 6 copper layers of 1 oz. copper thickness. See *Application and Implementation* for detailed explanation.






# 5.7 Typical Power Block MOSFET Characteristics

 $T_A = 25^{\circ}C$ , unless stated otherwise.



# **Typical Power Block MOSFET Characteristics (continued)**


 $T_A = 25^{\circ}C$ , unless stated otherwise.





# **Typical Power Block MOSFET Characteristics (continued)**

 $T_A = 25^{\circ}C$ , unless stated otherwise.



TEXAS INSTRUMENTS

www.ti.com

# 6 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI 's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 6.1 Application Information

The CSD87384M NexFET<sup>™</sup> power block is an optimized design for synchronous buck applications using 5 V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored toward a more systems-centric environment. System level performance curves such as Power Loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

### 6.2 Power Loss Curves

MOSFET-centric parameters such as  $R_{DS(ON)}$  and  $Q_{gd}$  are needed to estimate the loss generated by the devices. To simplify the design process for engineers, TI has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD87384M as a function of load current. This curve is measured by configuring and running the CSD87384M as it would be in the final application (see Figure 27). The measured power loss is the CSD87384M loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT}) = Power Loss$$

(1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

# 6.3 Safe Operating Curves (SOA)

The SOA curves in the CSD87384M data sheet provide guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 4 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 inches  $(W) \times 3.5$  inches  $(L) \times 0.062$  inch (T) and 6 copper layers of 1 oz. copper thickness.

# 6.4 Normalized Curves

The normalized curves in the CSD87384M data sheet provide guidance on the Power Loss and SOA adjustments based on their application-specific needs. These curves show how the power loss and SOA boundaries adjust for a given set of systems conditions. The primary y-axis is the normalized change in power loss and the secondary y-axis is the change in system temperature required to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.



# Normalized Curves (continued)




Figure 27. Typical Application

#### CSD87384M

SLPS415D - SEPTEMBER 2013 - REVISED MARCH 2015



www.ti.com

# 6.5 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see *Design Example*). Though the Power Loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

# 6.5.1 Design Example

**Operating Conditions:** 

- Output Current = 20 A
- Input Voltage = 4 V
- Output Voltage = 1 V
- Switching Frequency = 800 kHz
- Inductor = 0.2 μH

# 6.5.2 Calculating Power Loss

- Power Loss at 20 A = 3.5 W (Figure 1)
- Normalized Power Loss for input voltage ≈ 1.18 (Figure 6)
- Normalized Power Loss for output voltage ≈ 0.94 (Figure 7)
- Normalized Power Loss for switching frequency ≈ 1.15 (Figure 5)
- Normalized Power Loss for output inductor ≈ 1.02 (Figure 8)
- Final calculated Power Loss = 3.5 W × 1.18 × 0.94 × 1.15 × 1.02 ≈ 4.6 W

### 6.5.3 Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 1.5<sup>o</sup>C (Figure 6)
- SOA adjustment for output voltage ≈ -0.5<sup>o</sup>C (Figure 7)
- SOA adjustment for switching frequency ≈ 1.2°C (Figure 5)
- SOA adjustment for output inductor ≈ 0.2°C (Figure 8)
- Final calculated SOA adjustment = 1.5 + (-0.5) + 1.2 + 0.2 ≈ 2.4°C

In the previous design example, the estimated power loss of the CSD87384M would increase to 4.6 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 2.4°C. Figure 28 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board or ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 2.4°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board or ambient temperature.




Figure 28. Power Block SOA



# 7 Layout

# 7.1 Layout Guidelines

### 7.1.1 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout yields maximum performance in both areas. A brief description on how to address each parameter is provided.

### 7.1.2 Electrical Performance

The CSD87384M has the ability to switch voltages at rates greater than 10 kV/ $\mu$ s. Take special care with the PCB layout design and placement of the input capacitors, inductor, and output capacitors.


- The placement of the input capacitors relative to VIN and PGND pins of CSD87384M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 29). The example in Figure 29 uses 1 × 10 nF 0402 25 V and 4 × 10 µF 1206 25 V ceramic capacitors (TDK part number C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C21, C5, C8, C19, and C18 should follow in order.
- The switching node of the output inductor should be placed relatively close to the Power Block II CSD87384M VSW pins. Minimizing the VSW node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. See Figure 29. <sup>(1)</sup>

### 7.1.3 Thermal Performance

The CSD87384M has the ability to utilize the PGND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that wicks down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 29 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

The number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.



# 7.2 Layout Example

# Figure 29. Recommended PCB Layout (Top Down View)

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

### TEXAS INSTRUMENTS

www.ti.com

# 8 Device and Documentation Support

# 8.1 Trademarks

NexFET is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

# 8.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 8.3 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.




# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation


### 9.1 CSD87384M Package Dimensions












Bottom View

#### **Pin Configuration**


Position	Designation
Pin 1	TG
Pin 2	V <sub>IN</sub>
Pin 3	P <sub>GND</sub>
Pin 4	BG
Pin 5	V <sub>SW</sub>



# 9.2 Land Pattern Recommendation




# 9.3 Stencil Recommendation (100 µm)






# 9.4 Stencil Recommendation (125 µm)




For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

### 9.5 Pin Drawing





# 9.6 CSD87384M Embossed Carrier Tape Dimensions



(1) Pin 1 is oriented in the top-left quadrant of the tape enclosure (closest to the carrier tape sprocket holes).



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD87384M	ACTIVE	PTAB	MPB	5	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	87384M	Samples
CSD87384MT	ACTIVE	РТАВ	MPB	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	87384M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





# PACKAGE OPTION ADDENDUM

10-Dec-2020




# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD87384M	PTAB	MPB	5	2500	330.0	12.4	3.8	5.3	0.55	8.0	12.0	Q1
	CSD87384MT	PTAB	MPB	5	250	180.0	12.4	3.8	5.3	0.55	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

20-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87384M	PTAB	MPB	5	2500	346.0	346.0	33.0
CSD87384MT	РТАВ	MPB	5	250	182.0	182.0	20.0

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated