MOSFET – Power, Single, P-Channel, SOT-223 -60 V, -2.6 A

Features

- Design for low R_{DS(on)}
- Withstands High Energy in Avalanche and Commutation Modes
- AEC-Q101 Qualified NVF2955
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Power Supplies
- PWM Motor Control
- Converters
- Power Management

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	-60	٧
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain	Steady	T _A = 25°C	I _D	-2.6	Α
Current (Note 1)	State	T _A = 85°C		-2.0	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	2.3	W
Continuous Drain	Steady T _A = 25°C		I _D	-1.7	Α
Current (Note 2)	State	T _A = 85°C		-1.3	
Power Dissipation (Note 2)		T _A = 25°C	P _D	1.0	W
Pulsed Drain Current	tp =	: 10 μs	I _{DM}	-17	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 25 V, V_{G} = 10 V, I_{PK} = 6.7 A, L = 10 mH, R_{G} = 25 Ω)			EAS	225	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 seconds)			TL	260	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Tab (Drain) - Steady State (Note 2)	$R_{\theta JC}$	14	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	65	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	150	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

When surface mounted to an FR4 board using 1 in. pad size (Cu. area = 1.127 in² [1 oz] including traces)




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
-60 V	145 mΩ @ –10 V	-2.6 A


P-Channel



MARKING DIAGRAM AND PIN ASSIGNMENT



SOT-223 CASE 318E STYLE 3



A = Assembly Location

′ = Year

N = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTF2955T1G	SOT-223 (Pb-Free)	1000 /Tape & Reel
NVF2955T1G	SOT-223 (Pb-Free)	1000/ Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

2.	When surface mounted to an FR4 board using the minimum recommended pad size (Cu. area = 0.341 in^2)				

ELECTRICAL CHARACTERISTICS (T₁=25°C unless otherwise stated)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I	_D = -250 μA	-60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				66.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			-1.0	μΑ
		V _{DS} = -60 V	$V_{DS} = -60 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$			-50	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V	V _{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -1.0 mA	-2.0		-4.0	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = -10 V	I _D = -0.75 A		145	170	mΩ
		$V_{GS} = -10 \text{ V}, I_D = -1.5 \text{ A}$			150	180	
		V _{GS} = -10 \	/, I _D = -2.4 A		154	185	
Forward Transconductance	9 _{FS}	V _{GS} = -15 V	I _D = -0.75 A		1.77		S
CHARGES AND CAPACITANCES						•	
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f}$ $V_{DS} = 0 \text{ V}$	= 1.0 MHz,		492		pF
Output Capacitance	Coss	V _{DS} =	= 25 V		165		
Reverse Transfer Capacitance	C _{RSS}				50		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V,	V _{DS} = 30 V,		14.3		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 10 \text{ V}, V_{DS} = 30 \text{ V},$ $I_D = 1.5 \text{ A}$			1.2		
Gate-to-Source Charge	Q _{GS}				2.3		
Gate-to-Drain Charge	Q _{GD}				5.2		
SWITCHING CHARACTERISTICS (Note 4	4)						
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V_{DD} = 25 V, I_{D} = 1.5 A, R_{G} = 9.1 Ω R_{L} = 25 Ω			11		ns
Rise Time	t _r				7.6		
Turn-Off Delay Time	t _{d(OFF)}				65		
Fall Time	t _f				38		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		-1.10	-1.30	V
		I _S = 1.5 A T _J = 125°C			-0.9		
Reverse Recovery Time	t _{RR}		•		36		
Charge Time	t _a	$V_{GS} = 0 \text{ V, dl}_{S}$	/dt = 100 A/μs,		20		ns
Discharge Time	t _b		1.5 A		16		
Reverse Recovery Charge	Q _{RR}	1			0.139		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width ≤ 300µs, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature





Figure 4. On-Resistance versus Drain Current and Gate Voltage



Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL PERFORMANCE CURVES (T_{.J} = 25°C unless otherwise noted)



100

GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 9. Resistive Switching Time Variation versus Gate Resistance

10

 R_G , GATE RESISTANCE (Ω)

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature






Figure 13. Thermal Response



SOT-223 (TO-261) CASE 318E-04 ISSUE R


DATE 02 OCT 2018






DETAIL A


A1



98ASB42680B

SOT-223 (TO-261)





RECOMMENDED MOUNTING FOOTPRINT

 3×1.50

Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

2.30

PITCH

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- 5. ALLIS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 6. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS 6 AND 61.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	1.50	1.63	1.75	
A1	0.02	0.06	0.10	
b	0.60	0.75	0.89	
b1	2.90	3.06	3.20	
U	0.24	0.29	0.35	
D	6.30	6.50	6.70	
E	3.30	3.50	3.70	
e	2.30 BSC			
L	0.20			
L1	1.50	1.75	2.00	
He	6.70	7.00	7.30	
	0.◆		100	

DESCRIPTION:

DOCUMENT NUMBER:


PAGE 1 OF 2

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	4. DHAIN STYLE 8: CANCELLED	STYLE 9: PIN 1. INPUT 2. GROUND 3. LOGIC 4. GROUND	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	STYLE 12: PIN 1. INPUT 2. OUTPUT 3. NC 4. OUTPUT	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*



A = Assembly Location

Y = Year W = Work Week

 $\mathsf{XXXXX} \ = \mathsf{Specific} \ \mathsf{Device} \ \mathsf{Code}$

= Pb-Free Package

(Note: Microdot may be in either location)
*This information is generic. Please refer to
device data sheet for actual part marking.
Pb-Free indicator, "G" or microdot "•", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales