

# GaAs, SPDT Switch, Nonreflective, 0.1 GHz to 20 GHz

Data Sheet HMC347A

#### **FEATURES**

Broadband frequency range: 0.1 GHz to 20 GHz
Nonreflective, 50 Ω design
Low insertion loss: 2.0 dB to 20 GHz
High isolation: 40 dB to 20 GHz
High input linearity
Input P1dB: 29 dBm typical
Input IP3: 45 dBm typical
High power handling
27 dBm through path
25 dBm terminated path

10-pad, 1.22 mm × 0.85 mm × 0.1 mm, CHIP

#### **APPLICATIONS**

Test instrumentations
Microwave radio(s) and very small aperture terminals (VSATs)
Military radios, radars, electronic counter measure (ECMs)
Broadband telecommunications systems

#### **GENERAL DESCRIPTION**

The HMC347A is a broadband, nonreflective, gallium arsenide (GaAs), pseudomorphic high electron mobility transistor (pHEMT), single-pole, double throw (SPDT), monolithic microwave integrated circuit (MMIC) chip. The switch operates from 0.1 GHz to 20 GHz with an insertion loss of <2.0 dB and an isolation of >40 dB due to the implementation of on-chip, via hole structures.

### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1

The switch operates with two negative control voltage inputs ( $V_{CTL} = -5 \text{ V/O V}$ ) and requires no supply. All electrical performance data is acquired with the RFx pads of the HMC347A connected to 50  $\Omega$  transmission lines via one 3.0 mil  $\times$  0.5 mil ribbon of minimal length.

Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features1	Interface Schematics	5
Applications	Typical Performance Characteristics	6
Functional Block Diagram1	Insertion Loss, Return Loss, and Isolation	6
General Description1	Input P1dB, Input P0.1dB, and Input IP3)	7
Revision History	Theory of Operation	8
Specifications	Applications Information	9
Absolute Maximum Ratings	Mounting and Bonding Techniques	9
Thermal Resistance	Assembly Diagram	10
ESD Caution4	Outline Dimensions	11
Pin Configuration and Function Descriptions5	Ordering Guide	11
REVISION HISTORY		
1/2020—Rev. A to Rev. B	Deleted Bias Voltage & Current Table, TTL/CMOS Control	1
Changes to Features Section, Figure 1, and General Description	Voltage Table, and Truth Table	3
Section1	Changes to Table 2	4
Changes to Table 1	Added Power Derating Curve Section and Figure 2;	
Changes to Table 3 and Table 44	Renumbered Sequentially	4
Changes to Figure 2 and Table 45	Added Figure 4	5
Changes to Theory of Operation Section8	Deleted GND Interface Schematic Figure and TTL Interfac	ce
	Circuit Figure	5
This Hittite Microwave Products data sheet has been reformatted to	Changes to Table 3 and Figure 5	
meet the styles and standards of Analog Devices, Inc.	Added Table 4; Renumbered Sequentially	8
•	Added Theory of Operation Section	8
3/2017—Rev. 02.0317 to Rev. A	Added Applications Information Section, Figure 14, Figure	
Updated FormatUniversal	and Assembly Diagram Section	
Changes to Features Section, Figure 1, and General Description	Updated Outline Dimensions	
Section	Updated Ordering Guide	
Changed $V_{SS} = -5 \text{ V}$ to $V_{SS} = -5 \text{ V}$ to $-3 \text{ V}$ , Table 1		
Changes to Table 1		

# **SPECIFICATIONS**

Control voltage ( $V_{CTL}$ ) = -5 V/0 V, die temperature ( $T_{DIE}$ ) = 25°C, 50  $\Omega$  system, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
BROADBAND FREQUENCY RANGE	f		0.1		20	GHz
INSERTION LOSS		0.1 GHz to 10 GHz		1.6	2.2	dB
		0.1 GHz to 20 GHz		2.0	2.7	dB
ISOLATION						
Between RFC and RF1 to RF2		0.1 GHz to 10 GHz	47	52		dB
		0.1 GHz to 20 GHz	35	40		dB
RETURN LOSS		0.1 GHz to 20 GHz				
RFC			9	12		dB
RF1 and RF2						
On State			13	18		dB
Off State			8	11		dB
SWITCHING CHARACTERISTICS						
Rise and Fall Time	trise, tfall	10% to 90% of RF output		3		ns
On and Off Time	ton, toff	50% V <sub>CTL</sub> to 90% of RF output		10		ns
INPUT LINEARITY		0.5 GHz to 20 GHz				
Input 1 dB Compression	P1dB	$V_{CTL} = -5 \text{ V/0 V}$	22	29		dBm
		$V_{CTL} = -3 \text{ V/0 V}$		24		dBm
Input 0.1 dB Compression	P0.1dB	$V_{CTL} = -5 \text{ V/0 V}$		27		dBm
		$V_{CTL} = -3 \text{ V/0 V}$		21		dBm
Input Third-Order Intercept	IP3	10 dBm per tone, 1 MHz spacing				
		$V_{CTL} = -5 \text{ V/0 V}$	40	45		dBm
		$V_{CTL} = -3 \text{ V/0 V}$		44		dBm
DIGITAL CONTROL INPUTS						
Voltage						
Low	$V_{INL}$		-0.2		0	V
High	V <sub>INH</sub>		-5		-3	V
Current	I <sub>CTL</sub>					
Low	I <sub>INL</sub>	$V_{CTL} = 0 V$		3		μΑ
High	I <sub>INH</sub>	$V_{CTL} = -5 \text{ V to } -3 \text{ V}$		10		μΑ

## **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Parameter	Rating		
V <sub>CTL</sub>	−7.5 V dc to +0.5 V		
RF Input Power (f = 0.5 GHz to 20 GHz, $T_{DIE} = 85$ °C)			
$V_{CTL} = -5 \text{ V/0 V}$			
Through Path	27 dBm		
Terminated Path	25 dBm		
Hot Switching	23 dBm		
$V_{CTL} = -3 \text{ V}/0 \text{ V}$			
Through Path	21 dBm		
Terminated Path	19 dBm		
Hot Switching	17 dBm		
Temperature			
Channel	150°C		
Storage	−65°C to +150°C		
Operating	−55°C to +85°C		
ESD (Electrostatic Discharge) Sensitivity			
Human Body Model (HBM)	Class 0, passed 150 V		

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{\text{JC}}$  is the junction to case bottom (channel to package bottom) thermal resistance.

Table 3.

Package Option	<b>Ө</b> лс	Unit
C-10-9		
Through Path	118	°C/W
Terminated Path	200	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 4. Pin Function Descriptions<sup>1</sup>

Pin No.	Mnemonic	Description
1	RF1	RF Throw Pad 1. This pad is dc-coupled and matched to $50 \Omega$ . Blocking capacitors are required if the RF line potential $\neq 0 \text{ V}$ .
2, 5, 8, 10	CTRLA	Control Input A. See Figure 4 for the interface schematic.
3, 6, 9	CTRLB	Control Input B. See Figure 4 for the interface schematic.
4	RFC	RF Common Pad. This pad is dc-coupled and matched to 50 $\Omega$ . Blocking capacitors are required if the RF line potential $\neq$ 0 V.
7	RF2	RF Throw Pad 2. This pad is dc-coupled and matched to 50 $\Omega$ . Blocking capacitors are required if the RF line potential $\neq$ to 0 V.
Die Bottom	GND	Die bottom must be connected to RF ground.

<sup>&</sup>lt;sup>1</sup> No connection is required for the unlabeled grounds.

### **INTERFACE SCHEMATICS**



Figure 3. RFC, RF1, and RF2 Interface Schematic




Figure 4. CTRLA, CTRLB Interface Schematic

# TYPICAL PERFORMANCE CHARACTERISTICS INSERTION LOSS, RETURN LOSS, AND ISOLATION




Figure 5. Insertion Loss vs. Frequency over Temperature




Figure 6. Return Loss vs. Frequency




Figure 7. Insertion Loss Between RFC and RF1/RF2 vs. Frequency




Figure 8. Isolation Between RFC and RF1/RF2 vs. Frequency

### **INPUT P1dB, INPUT P0.1dB, AND INPUT IP3**




Figure 9. Input P1dB vs. Frequency over Temperature,  $V_{CTL} = -5 V$ 




Figure 10. Input Power 0.1 dB vs. Frequency over Temperature,  $V_{crit} = -5 V$ 




Figure 11. Input IP3 vs. Frequency over Temperature,  $V_{CTL} = -5 \text{ V}$ 




Figure 10. Input P1dB vs. Frequency over Temperature,  $V_{CTL} = -3 V$ 




Figure 11. Input P0.1dB vs. Frequency over Temperature,  $V_{CTL} = -3 V$ 




Figure 12. Input IP3 vs. Frequency over Temperature,  $V_{CTL} = -3 \text{ V}$ 

### THEORY OF OPERATION

The HMC347A requires two negative control voltages at the CTRLx pads to control the state of the RF paths and requires no supply.

Depending on the logic level applied to the CTRLx pads, one RF path is in the insertion loss state and the other path is in isolation state (see Table 5). The insertion loss path conducts the RF signal between the RF1 pad or RF2 pad and the RFC pad. The isolation path provides high loss between the selected insertion loss path and the unselected RF1 pad or RF2 pad that is terminated to an internal 50  $\Omega$  resistor.

The ideal power-up sequence is as follows:

- 1. Ground to the die bottom.
- 2. Power up the digital control inputs. The relative order of the logic control inputs is not important.
- 3. Apply an RF input signal. The design is bidirectional and the RF input signal can be applied to the RFC pad when the RF1 and RF2 throw pads are outputs, or the RF input signal can be applied to the RF1 and RF2 throw pads when the RFC pad is the output. The RFx pads are dc-coupled to 0 V, and no dc blocking is required at the RFx pads when the RF line potential is equal to 0 V.

The power-down sequence is the reverse of the power-up sequence.

**Table 5. Control Voltage Truth Table** 

Digital Control Input		RF Paths	
CTRLA	CTRLB	RF1 to RFC	RF2 to RFC
High	Low	Insertion loss (on)	Isolation (off)
Low	High	Isolation (off)	Insertion loss (on)

# APPLICATIONS INFORMATION MOUNTING AND BONDING TECHNIQUES

The HMC347A is back metallized and must be attached directly to the ground plane with gold tin (AuSn) eutectic preforms or with electrically conductive epoxy.

The die thickness is 0.102 mm (4 mil). The 50  $\Omega$  microstrip transmission lines on 0.127 mm (5 mil) thick, alumina thin film substrates are recommended to bring the RF signal to and from the HMC347A (see Figure 13).




Figure 13. Bonding RF Pads to 5 mil Substrate

When using 0.254 mm (10 mil) thick, alumina thin film substrates, the HMC347A must be raised 0.150 mm (6 mil) so that the surface of the HMC347A is coplanar with the surface of the substrate. The device can be raised by attaching the 0.102 mm (4 mil) thick die to a 0.150 mm (6 mil) thick molybdenum (Mo) heat spreader (moly tab), which is then attached to the ground plane (see Figure 14).




Figure 14. Bonding RF Pads to 10 mil Substrate

Microstrip substrates are placed as close to the HMC347A as possible to minimize bond length. Typical die to substrate spacing is 0.076 mm (3 mil).

RF bonds with 3 mil  $\times$  0.5 mil ribbon and dc bonds with 1 mil diameter wire are recommended. All bonds must be as short as possible.

### **ASSEMBLY DIAGRAM**

An assembly diagram of the HMC347A is shown in Figure 15.




Figure 15. Die Assembly Diagram

## **OUTLINE DIMENSIONS**




Figure 16. 10-Pad Bare Die [CHIP] (C-10-9) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
HMC347A	−55°C to +85°C	10-Pad Bare Die [CHIP]	C-10-9
HMC347A-SX	−55°C to +85°C	10-Pad Bare Die [CHIP]	C-10-9

<sup>&</sup>lt;sup>1</sup> The HMC347A is a RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> The HMC347A-SX is a sample order model.