FAIRCHILD SEMICONDUCTOR

## Dual 30V P-Channel PowerTrench<sup>®</sup> MOSFET

## **General Description**


This P-Channel MOSFET is a rugged gate version of Fairchild's Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V - 20V).


## Applications

- Load switch
- Battery protection
- DC/DC conversion
- Power management

## Features

- Extended  $V_{\text{GSS}}$  range (±20V) for battery applications
- Low gate charge
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- Low profile TSSOP-8 package





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DSS</sub>	Drain-Sour	ce Voltage		-30		
V <sub>GSS</sub>	Gate-Source	e Voltage		±20		
ID	Drain Current – Continuous (Note		(Note 1)	-2.5		
		<ul> <li>Pulsed</li> </ul>		-20		
P <sub>D</sub>	Power Diss	ipation for Single Operation	n (Note 1a)	1.0	W	
			(Note 1b)	0.6		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to +150 °C		
Therma	l Charac	teristics				
$R_{ ext{ heta}JA}$	Thermal Re	esistance, Junction-to-Ambi	ient (Note 1a)	100	°C/W	
			(Note 1b)	125		
Packag	e Markin	g and Ordering I	nformation			
Device Marking		Device	Reel Size	Tape width	Quantity	
6955		Si6955DQ	13"	12mm	2500 units	

©2002 Fairchild Semiconductor Corporation


Parameter	Test Conditions	Min	Тур	Мах	Units
cteristics		I		I	
Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_D = -250 \mu A$	-30			V
Breakdown Voltage Temperature Coefficient	$I_D$ = –250 µA, Referenced to 25°C		-22		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = -24 V$ , $V_{GS} = 0 V$			-1	μA
Gate–Body Leakage, Forward	$V_{GS} = -20 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
Gate–Body Leakage, Reverse	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-1	-1.9	-3	V
Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 µA, Referenced to 25°C		4		mV/°C
Static Drain–Source On–Resistance	$V_{GS} = -10 V$ , $I_D = -2.5 A$ $V_{GS} = -4.5 V$ , $I_D = -1.8 A$ $V_{GS} = -10 V$ , $I_D = -2.5 A$ , $T_J=125^{\circ}C$		64 101 96	85 190 128	mΩ
On–State Drain Current	$V_{GS} = -10 \text{ V},  V_{DS} = -5 \text{ V}$	-15			А
Forward Transconductance	$V_{DS} = -10V$ , $I_D = -2.5 A$		6		S
Characteristics					
			298		pF
Output Capacitance	55 / 55 /		83		pF
Reverse Transfer Capacitance			39		pF
	$V_{DD} = -15 V$ , $I_D = -1 A$ ,		6	15	ns
Turn–On Rise Time	$V_{GS} = -10 \text{ V}, \qquad \text{R}_{\text{GEN}} = 6 \Omega$		13	18	ns
Turn–Off Delay Time			11	27	ns
Turn–Off Fall Time			6	15	ns
Total Gate Charge	$V_{DS} = -10V$ , $I_D = -2.5 A$ ,		6	15	nC
Gate-Source Charge	$V_{GS} = -10 V$		1		nC
Gate–Drain Charge			1.2		nC
ource Diode Characteristics	and Maximum Ratings				
				-0.83	Α
Drain–Source Diode Forward Voltage	$V_{GS}$ = 0 V, I <sub>S</sub> = -0.83 A (Note 2)		-0.8	-1.2	V
	Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate–Body Leakage, Forward Gate–Body Leakage, Reverse Interistics (Note 2) Gate Threshold Voltage Gate Threshold Voltage Temperature Coefficient Static Drain–Source On–Resistance On–State Drain Current Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–Off Delay Time Turn–Off Fall Time Turn–Off Fall Time Total Gate Charge Gate–Drain Charge Uurce Diode Characteristics Maximum Continuous Drain–Source Drain–Source Diode Forward Voltage	$\begin{array}{l c c c c c c } \hline Drain–Source Breakdown Voltage V_{GS} = 0 V, I_D = -250 \ \mu\text{A} \\ \hline Breakdown Voltage Temperature Coefficient & I_D = -250 \ \mu\text{A}, Referenced to 25^{\circ}\text{C} \\ \hline Coefficient & V_{DS} = -24 \ V, \ V_{GS} = 0 \ V \\ \hline Gate–Body Leakage, Forward & V_{GS} = -20 \ V, \ V_{DS} = 0 \ V \\ \hline Gate–Body Leakage, Reverse & V_{GS} = 20 \ V, \ V_{DS} = 0 \ V \\ \hline Gate–Body Leakage, Reverse & V_{GS} = 20 \ V, \ V_{DS} = 0 \ V \\ \hline Gate-Body Leakage, Reverse & V_{GS} = 20 \ V, \ V_{DS} = 0 \ V \\ \hline Cteristics & (Note 2) \\ \hline Gate Threshold Voltage & I_D = -250 \ \mu\text{A} \\ \hline Gate Threshold Voltage & I_D = -250 \ \mu\text{A}, Referenced to 25^{\circ}\text{C} \\ \hline Temperature Coefficient & I_D = -250 \ \mu\text{A}, Referenced to 25^{\circ}\text{C} \\ \hline Temperature Coefficient & V_{GS} = -10 \ V, \ I_D = -2.5 \ A, \ V_{GS} = -10 \ V, \ I_D = -2.5 \ A, \ V_{GS} = -10 \ V, \ V_{DS} = -5 \ V \\ \hline Forward Transconductance & V_{DS} = -10 \ V, \ V_{DS} = -5 \ V \\ \hline Forward Transconductance & V_{DS} = -10 \ V, \ I_D = -2.5 \ A \\ \hline Characteristics \\ Input Capacitance & V_{DS} = -10 \ V, \ I_D = -2.5 \ A \\ \hline Characteristics (Note 2) \\ \hline Turm–On Delay Time & V_{DS} = -10 \ V, \ I_D = -2.5 \ A, \ V_{GS} = 0 \ V, \ f = 1.0 \ MHz \\ \hline Turm–Onf Feal Time & Turm–Off Fall Time \\ \hline Turm–Off Fall Time & Total Gate Characteristics and Maximum Ratings \\ \hline Maximum Continuous Drain–Source Diode Forward Current \\ \hline Drain–Source Diode Forward V_{GS} = 0 \ V, \ I_S = -0.83 \ A \ (Note 2) \\ \hline Voltage & V_{GS} = 0 \ V, \ I_S = -0.83 \ A \ (Note 2) \\ \hline \end{array}$	Drain–Source Breakdown Voltage $V_{GS} = 0$ V, $I_D = -250 \mu$ A $-30$ Breakdown Voltage Temperature Coefficient $I_D = -250 \mu$ A, Referenced to $25^{\circ}$ C $-30$ Breakdown Voltage Drain Current $V_{DS} = -24$ V, $V_{GS} = 0$ V $Gate$ Gate–Body Leakage, Forward $V_{GS} = -20$ V, $V_{DS} = 0$ V $Gate$ Gate–Body Leakage, Reverse $V_{GS} = 20$ V, $V_{DS} = 0$ V $Gate$ Gate Threshold Voltage $V_{DS} = V_{GS}$ , $I_D = -250 \mu$ A $-1$ Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to $25^{\circ}$ C $-16$ Gate Threshold Voltage $I_D = -250 \mu$ A, Referenced to $25^{\circ}$ C $-16$ Static Drain–Source $V_{GS} = -10$ V, $I_D = -2.5$ A, $T_J = 125^{\circ}$ C $0n$ –ResistanceOn–Resistance $V_{GS} = -10$ V, $I_D = -2.5$ A, $T_J = 125^{\circ}$ C $-15$ Forward Transconductance $V_{DS} = -10$ V, $I_D = -2.5$ A $-15$ Input Capacitance $V_{DS} = -10$ V, $I_D = -2.5$ A $-15$ Output Capacitance $V_{DS} = -10$ V, $V_{GS} = 0$ V, $f = 1.0$ MHz $-10$ Turn–On Rise Time $V_{DS} = -10$ V, $R_{GEN} = 6 \Omega$ $-10$ Turn–Off Delay Time $V_{DS} = -10$ V, $I_D = -2.5$ A, $V_{GS} = -10$ V $-15$ Gate–Charge $V_{DS} = -10$ V, $I_D = -2.5$ A, $V_{CS} = 0$ $-15$ Gate–Charge $V_{DS} = -10$ V, $R_{GEN} = 6 \Omega$ $-10$ Turn–Off Fall Time $-10$ V, $V_{GS} = -10$ V $-15$ Gate–Drain Charge $V_{CS} = -10$ V, $I_D = -2.5$ A, $V_{GS} = -10$ V $-2.5$ A, $V_{CS} = -10$ VGate–Drain Charge $V_{CS} = 0$ V, $I_S = -0.83$ A (Note 2) $-10$	$\begin{array}{ c c c c c } \hline Drain-Source Breakdown Voltage V_{GS} = 0 \ V, \ I_D = -250 \ \mu A & -30 & -30 & -22 & -2 & -22$	$\begin{array}{ c c c c c c } \hline Drain–Source Breakdown Voltage   V_{GS} = 0 V, I_D = -250 \ \mu A & -30 & -30 & -22$

ြို့


Scale 1 : 1 on letter size paper \$\$ 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty Cycle < 2.0%

ျစစ္ပစ္စ

Si6955DQ Rev C(W)



Si6955DQ Rev C(W)



Si6955DQ Rev C(W)

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E<sup>2</sup>CMOS<sup>™</sup> EnSigna™ FACT™ FACT Quiet Series<sup>™</sup> FAST ® FASTr™ FRFET™ GlobalOptoisolator<sup>™</sup> POP<sup>™</sup> GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™ OPTOPLANAR™** PACMAN™ Power247™ PowerTrench<sup>®</sup> QFET™ OS™ QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ VCX™ STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup>

STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Product Status	Definition			
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconduct The datasheet is printed for reference information or			
	Formative or In Design First Production Full Production			

Rev. H4