### [LTC4368](https://www.analog.com/LTC4368?doc=LTC4368.pdf)

#### 100V UV/OV and Reverse Protection Controller with Bidirectional Circuit Breaker

- Wide Operating Voltage Range: 2.5V to 60V
- Overvoltage Protection to 100V
- Reverse Supply Protection to -40V
- Bidirectional Electronic Circuit Breaker:
	- <sup>n</sup> **+50mV Forward Sense Threshold**
	- <sup>n</sup> **–50mV Reverse (LTC4368-1)**
	- $-3mV$  Reverse (LTC4368-2)
- Adjustable  $\pm 1.5$ % Undervoltage and Overvoltage **Thresholds**
- Low Operating Current: 80µA
- Low Shutdown Current: 5µA
- Controls Back-to-Back N-Channel MOSFETs
- Blocks 50Hz and 60Hz AC Power
- $\blacksquare$  Hot Swappable Supply Input
- Pin-Selectable Overcurrent Auto-Retry Timer or Latchoff
- $\blacksquare$  10-Pin MSOP and 3mm  $\times$  3mm DFN Packages
- AEC-Q100 Qualified for Automotive Applications

#### **APPLICATIONS**

- Reverse Battery Protection
- **Portable Instrumentation**
- Automotive and Industrial Surge Protection
- Energy Storage Systems

### TYPICAL APPLICATION

#### **24V Application with 10A Circuit Breaker**



### FEATURES DESCRIPTION

The LTC®[4368](https://www.analog.com/LTC4368?doc=LTC4368.pdf) protects applications from power supply voltages that may be too high, too low, or even negative and from overcurrent faults in both forward and reverse directions. The LTC4368 controls the gate voltage of a pair of external N-channel MOSFETs to ensure that the load is connected to the input supply only when there are no voltage or current faults.

Two comparator inputs allow configuration of the overvoltage (OV) and undervoltage (UV) set points using an external resistive divider. A current sense resistor sets the forward and reverse circuit breaker current thresholds. After a forward current fault, the LTC4368 will either latchoff power, or retry after a user adjustable delay. After a reverse current fault, the LTC4368 waits for the output to fall 100mV below the input to reconnect power to the load.

The LTC4368 has a 32ms turn-on delay that debounces live supply input connections and blocks 50Hz and 60Hz AC power. UV/OV faults also trigger the 32ms recovery delay before the external MOSFETs are turned back on.

All registered trademarks and trademarks are the property of their respective owners.

#### **Load Protected from Reverse and Overvoltage at V<sub>IN</sub>**



# <span id="page-1-0"></span>ABSOLUTE MAXIMUM RATINGS **(Note 1, Note 2)**





### PIN CONFIGURATION



# ORDER INFORMATION



### ORDER INFORMATION



\*Temperature grades are identified by a label on the shipping container. Consult ADI Marketing for parts specified with wider operating temperature ranges.

[Tape and reel specifications](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

#### ELECTRICAL CHARACTERISTICS The  $\bullet$  denotes the specifications which apply over the full operating

**temperature range, otherwise specifications are at TA = 25°C. VIN = 2.5V to 60V, unless otherwise noted (Note 2). UV = 2.5V, OV = 0V, SHDN = 2.5V, SENSE = VOUT = VIN unless otherwise specified.**



#### **The** l **denotes the specifications which apply over the full operating**  ELECTRICAL CHARACTERISTICS

**temperature range, otherwise specifications are at TA = 25°C. VIN = 2.5V to 60V, unless otherwise noted (Note 2). UV = 2.5V, OV = 0V, SHDN = 2.5V, SENSE = VOUT = VIN unless otherwise specified.**



**Note 1.** Stresses beyond those listed under [Absolute Maximum Ratings](#page-1-0)  may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2.** All currents into pins are positive; all voltages are referenced to GND unless otherwise noted.

Rev. C **Note 3.** These pins can be tied to voltages below –0.3V through a resistor that limits the current below 1mA.

#### TYPICAL PERFORMANCE CHARACTERISTICS







**VOUT Operating Current vs Temperature**



 $0\frac{L}{0}$ 

2 4

∆VGATE (V)

**VOUT Shutdown Current vs** 



**VOUT** Current vs Reverse V<sub>IN</sub>



 $V_{OUT} = V_{IN}$  $V_{OUT} = 0V$ 6 8 10 12 14



**GATE Drive vs V<sub>IN</sub> Supply Voltage <b>Integration** GATE Drive vs GATE Current



5

### TYPICAL PERFORMANCE CHARACTERISTICS







**FAULT Output Current vs Voltage** 25°C  $-45^{\circ}$ C  $V_{IN} = 12V$  $UV = \overline{SHDN} = 0V$ 18 24 30 IFAULT (mA)

125°C

 $\begin{smallmatrix}0&0\\0&0\end{smallmatrix}$ 

6

12

 $V_{OL}$  (V) 0 2 4 6 8 10 12

4368 G12





**GATE Turn-On Delay Time vs V<sub>IN</sub>** 









#### PIN FUNCTIONS

**Exposed Pad:** The exposed pad may be left open or connected to device ground.

**FAULT:** Fault Indication Output. Connect to a pull-up resistor. This high voltage open drain output is pulled low if there is a voltage or current fault, if SHDN is low, or if  $V_{IN}$  has not risen above  $V_{IN(UVLO)}$ . Leave unconnected if unused.

**GATE:** Gate Drive Output for External N-channel MOSFETs. An internal charge pump provides 35µA of pull-up current and up to 13.1V of enhancement to the gate of an external MOSFET. When turned off, GATE is pulled just below the lower of V<sub>IN</sub> or V<sub>OUT</sub>. When V<sub>IN</sub> goes negative, GATE is automatically connected to  $V_{IN}$ .

#### **GND:** Device Ground.

**OV:** Overvoltage Comparator Input. Connect this pin to an external resistive divider to set the desired  $V_{IN}$  overvoltage fault threshold. This input connects an accurate, fast (1µs) comparator with a 0.5V rising threshold and 25mV of hysteresis. When OV rises above its threshold, a 60mA current sink pulls down on the GATE output. When OV falls back below 0.475V, and after a 32ms GATE turn-on delay waiting period, the GATE charge pump is enabled. The low leakage current on this input allows the use of large valued resistors for the external resistive divider. Connect to GND if unused.

**RETRY:** Retry or Latch-Off Selection Input. Connect to ground to latch off the MOSFETs after a forward overcurrent fault. To turn the external MOSFETs back on, the SHDN pin must be toggled low then high. Connect RETRY to an external capacitor to configure a 5.5ms/nF delay before the MOSFETs automatically turn on again. Leave unconnected if unused.

**SENSE:** Overcurrent Sense Input. Connect a current sense resistor between SENSE and  $V_{\text{OUT}}$ . This input detects overcurrent faults in both directions: forward at  $\Delta V_{\text{SFNSF}} = 50 \text{mV}$ , and reverse at  $\Delta V_{\text{SFNSF}} = -50 \text{mV}$ (LTC4368-1 option) or  $\Delta V_{\text{SENSE}} = -3$ mV (LTC4368-2 option). When an overcurrent fault is detected, a 60mA

current sink pulls down on the GATE output, thus quickly disconnecting the load from the input. After a reverse current fault, when  $V_{\text{OUT}}$  falls 100mV below  $V_{\text{IN}}$ , the LTC4368 automatically turns on the external MOSFETs. A forward overcurrent fault uses the RETRY pin to set the conditions for reconnecting power to the load. Connect to  $V_{\text{OUT}}$  if unused.

**SHDN:** Shutdown Control Input. Assuming no voltage or current faults, SHDN high enables the GATE charge pump which in turn enhances the gate of the external N-channel MOSFETs. A low on SHDN generates a pull down on the GATE output with a 90µA current sink and places the LTC4368 in low current mode (5µA). If a forward overcurrent condition latches off the external MOSFETs (RETRY grounded), the SHDN pin must be toggled low then high to re-enable the charge pump that enhances the external MOSFETs. If  $V_{IN}$  goes above 80V, the  $\overline{SHDN}$  pin voltage must be kept below 80V.

**UV:** Undervoltage Comparator Input. Connect this pin to an external resistive divider to set the desired  $V_{IN}$  undervoltage fault threshold. This input connects to an accurate, fast (1µs) comparator with a 0.5V falling threshold and 25mV of hysteresis. When UV falls below its threshold, a 60mA current sink pulls down on the GATE output. When UV rises back above 0.525V, and after a 32ms GATE turn-on delay waiting period, the GATE charge pump is enabled. The low leakage current on this input allows the use of large valued resistors for the external resistive divider. If unused and  $V_{IN}$  is less than 80V, connect to  $V_{IN}$  with a 510k resistor.

**VIN:** Power Supply Input. Maximum protection range: –40V to 100V. Operating range: 2.5V to 60V. This pin can be hot swapped and has a 2.2V UVLO.

**VOUT:** Output Voltage Sense Input. Connect a current sense resistor between  $V_{\text{OUT}}$  and SENSE. The GATE charge pump voltage is referenced to  $V_{OUT}$ . It is used as the charge pump input when  $V_{OUT}$  is greater than approximately 5V. The reverse current fault comparators require that  $V_{\text{OUT}}$  rise above its 2.2V UVLO.  $V_{\text{OUT}}$  cannot be hot swapped with supplies above 24V. Place at least 1µF from  $V_{\text{OUT}}$  to GND.

### BLOCK DIAGRAM



### **OPERATION**

Many of today's electronic systems get their power from external sources such as wall adapters, batteries and custom power supplies. [Figure 1](#page-8-0) shows a supply arrangement using a DC barrel connector. Power is supplied by an AC adapter or, if the plug is withdrawn, by a removable battery. Note that the polarity of the AC adapter and barrel connector varies by manufacturer. Trouble arises when any of the following occurs:

- The battery is installed backwards
- A wall adapter of opposite polarity is attached
- A wall adapter of excessive voltage is attached
- A wall adapter with an AC output is attached
- The battery is discharged below a safe level
- The load or the input is shorted to ground or to another supply
- Excessive current flows from the supply to the load or from the load to the supply

These conditions, if unchecked, can damage electronic systems and their connectors. Damage can take the form of a single catastrophic event, or over time as devices degrade from repeated overstress.

The LTC4368 limits these errant overvoltage and overcurrent conditions and helps extend the life of the electronic systems it protects. When the part detects an overcurrent or overvoltage fault, it isolates the input supply from the load by turning off the external back-to-back MOSFETs.

The LTC4368 provides accurate overvoltage and undervoltage comparators to ensure that power is applied to the load only if the input supply meets the user selectable voltage window. Additionally, two accurate overcurrent comparators disconnect the load from the supply when excessive current flows in either the forward (+50mV/  $R_{\text{SENSE}}$ ) or reverse (-50mV or -3mV/ $R_{\text{SENSE}}$ ) direction. Reverse supply voltage protection circuits automatically isolate the load from negative input voltages. During normal operation, a high voltage charge pump enhances the gate of dual external N-channel power MOSFETs, thus providing a low loss path for qualified power. Power consumption is 5µA during shutdown and 80µA while operating. The LTC4368 integrates all these functions in small 10-lead 3mm × 3mm DFN and MSOP packages.



<span id="page-8-0"></span>**Figure 1. Polarity Protection for DC Barrel Connectors**



**Figure 2. LTC4368-2 Protects Load from Voltage (–40V to 100V) and Current (–0.75A to 12.5A) Faults**

The LTC4368 is an N-channel MOSFET controller that protects a load from overvoltage faults (both positive and negative) and from overcurrent faults (both forward and reverse). A typical application circuit using the LTC4368-2 is shown in [Figure 2.](#page-9-0) The circuit provides a low loss connection from  $V_{IN}$  to  $V_{OUT}$  as long as there are no voltage or current faults.

Voltages at  $V_{IN}$  outside of the 7V to 36V range are prevented from getting to the load and can be as high as 100V and as negative as –40V. Load currents (including inrush currents) above 12.5A (forward from  $V_{IN}$  to  $V_{OUT}$ ) and below –0.75A (reverse from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ ) will cause the load to be disconnected from  $V_{\text{IN}}$ . The circuit of [Figure 2](#page-9-0) protects against negative voltages at  $V_{IN}$  as shown. Note that the SOA and voltage requirements are not the same for the two external MOSFETs. During power-up, the input MOSFET (M1) will stand off more voltage (up to  $V_{IN}$ ) than the output MOSFET (M2). The body diode of M2 will limit its drain to source voltage. This allows the use of smaller MOSFETs at the output.

During normal operation, the LTC4368 provides up to 13.1V of gate enhancement to the external back-to-back N-channel MOSFETs. This turns on the MOSFETs, thus connecting the load at  $V_{OUT}$  to the supply at  $V_{IN}$ .

#### <span id="page-9-0"></span>**GATE Drive**

The LTC4368 turns on the external N-channel MOSFETs by driving the GATE pin above  $V_{\text{OUT}}$ . The voltage difference between the GATE and  $V_{OUT}$  pins (gate drive) is a function of  $V_{IN}$  and  $V_{OUIT}$ .

[Figure 3](#page-9-1) highlights the dependence of the gate drive on  $V_{IN}$  and  $V_{OUT}$ . When system power is first turned on  $(\overline{\text{SHDN}})$  low to high, SENSE =  $V_{\text{OUT}} = 0V$ ), gate drive is at a maximum for all values of  $V_{IN}$ . This helps prevent startup problems into heavy loads by ensuring that there is enough gate drive to support the load.



<span id="page-9-1"></span>**Figure 3. Gate Drive (GATE – V<sub>OUT</sub>) vs V<sub>OUT</sub>** 

As  $V_{\text{OUT}}$  ramps up from OV, the absolute value of the GATE voltage remains fixed until  $V_{\text{OUT}}$  is greater than the lower of (V<sub>IN</sub> – 1V) or 5V. Once V<sub>OUT</sub> crosses this threshold, gate drive begins to increase up to a maximum of 13.1V. The curves of [Figure 3](#page-9-1) were taken with a GATE load of –1µA. If there were no DC load on GATE, the gate drive for each  $V_{IN}$  would be slightly higher.

Note that when  $V_{IN}$  is at the lower end of the operating range, the external N-channel MOSFET must be selected with a correspondingly lower threshold voltage.

#### **Overvoltage and Undervoltage Protection**

The LTC4368 provides two accurate comparators to monitor for overvoltage (OV) and undervoltage (UV) conditions at  $V_{IN}$ . If the input supply rises above the user adjustable OV threshold, the gates of the external MOSFETs are quickly turned off, thus disconnecting the load from the input. Similarly, if the input supply falls below the user adjustable UV threshold, the gates of the external MOSFETs are quickly turned off. [Figure 4](#page-10-0) shows a UV/OV application for an input supply of 12V.



<span id="page-10-0"></span>**Figure 4. UV, OV Comparators Monitor 12V Supply**

The external resistive divider allows the user to select an input supply range that is compatible with the load at  $V_{\text{OUT}}$ . Furthermore, the UV and OV inputs have very low leakage currents (typically  $<$  1nA at 100 $^{\circ}$ C), allowing for large values in the external resistive divider. In the application of [Figure 4,](#page-10-0) the load is connected to the supply only if  $V_{IN}$  lies between 3.5V and 18V. In the event that  $V_{IN}$  goes above 18V or below 3.5V, the gate of the external N-channel MOSFET is immediately discharged with a 60mA current sink, thus isolating the load from the supply.

[Figure 5](#page-10-1) shows the timing associated with the UV pin. Once a UV fault propagates through the UV comparator  $(t_{FAIII})$ , the FAULT output is asserted low and a 60mA current sink discharges the GATE pin. As  $V_{OUT}$  falls, the GATE pin tracks  $V_{\text{OUT}}$ .



<span id="page-10-1"></span> $\text{Figure 5. UV Timing (OV < (V_{OV} - V_{OVHYST}),  $\overline{\text{SHDN}} > 1.2V)$$ 

[Figure 6](#page-10-2) shows the timing associated with the OV pin. Once an OV fault propagates through the OV comparator  $(t_{FAIIIT})$ , the FAULT output is asserted low and a 60mA current sink discharges the GATE pin. As  $V_{OUT}$  falls, the GATE pin tracks  $V_{\text{OUT}}$ .



<span id="page-10-2"></span> $\text{Figure 6. OV}$  Timing (UV > ( $V_{UV}$  +  $V_{UVHYST}$ ),  $\overline{\text{SHDN}}$  > 1.2V)

When both the UV and OV faults are removed, the external MOSFETs are not immediately turned on. The input supply must remain within the user selected power good window for typically 32ms ( $t_{D(ON)}$ ) before the load is again connected to the supply. This recovery timeout period filters noise (including line noise) at the input supply and prevents chattering of power at the load.

#### **Procedure for Selecting UV/OV External Resistor Values**

The following 3-step procedure helps select the resistor values for the resistive divider of [Figure 4](#page-10-0). This procedure minimizes UV and OV offset errors caused by leakage currents at the respective pins.

1. Choose maximum tolerable offset at the UV pin,  $V_{OS(1)}$ . Divide by the worst case leakage current at the UV pin,  $I_{UV}$  (10nA). Set the sum of R1 + R2 equal to  $V_{OS(1|V)}$  divided by 10nA. Note that due to the presence of R3, the actual offset at UV will be slightly lower.

$$
R1 + R2 = \frac{V_{OS(UV)}}{I_{UV}}
$$

2. Select the desired  $V_{IN}$  UV trip threshold, UV<sub>TH</sub>. Find the value of R3:

$$
R3 = \frac{V_{OS(UV)}}{I_{UV}} \cdot \left(\frac{UV_{TH} - 0.5V}{0.5V}\right)
$$

3. Select the desired  $V_{\text{IN}}$  OV trip threshold, OV<sub>TH</sub>. Find the values of R1 and R2:

$$
R1 = \frac{\left(\frac{V_{OS(UV)}}{I_{UV}}\right) + R3}{OV_{TH}} \cdot 0.5V
$$
  

$$
R2 = \frac{V_{OS(UV)}}{I_{UV}} - R1
$$

The example of [Figure 4](#page-10-0) uses standard 1% resistor values. The following parameters were selected:

$$
V_{OS(UV)} = 3mV
$$
  
\n
$$
I_{UV} = 10nA
$$
  
\n
$$
UV_{TH} = 3.5V
$$
  
\n
$$
OV_{TH} = 18V
$$

The resistor values can then be solved:

1. R1 + R2 = 
$$
\frac{3mV}{10nA}
$$
 = 300k  
2. R3 = 2 •  $\frac{3mV}{10nA}$  • (3.5V – 0.5V) = 1.8M

The closest  $1\%$  value: R3 = 1.82M

3. R1 = 
$$
\frac{300k + 1.82M}{2 \cdot 18V} = 58.9k
$$

The closest  $1\%$  value: R1 = 59K

 $R2 = 300K - 59K = 241K$ 

The closest  $1\%$  value: R2 = 243K

Therefore: OV = 17.93V, UV = 3.51V.

#### **Limiting Inrush Current During Turn On**

Charging large capacitors on  $V_{\text{OUT}}$  can lead to excessive inrush currents when LTC4368 turns on the external N-channel MOSFET. The maximum slew rate at the GATE pin can be reduced by adding a capacitor on the GATE pin:

$$
Slew Rate = \frac{I_{GATE(UP)}}{C_{GATE}}
$$

Since the MOSFET acts like a source follower, the slew rate at  $V_{\text{OUT}}$  equals the slew rate at GATE. Therefore, the inrush current due to the capacitance on  $V_{\text{OUT}}$  is given by:

$$
I_{\mathsf{INRUSH}} = \frac{C_{\mathsf{OUT}}}{C_{\mathsf{GATE}}} \bullet I_{\mathsf{GATE}(\mathsf{UP})}
$$

For example, a 1A inrush current into a 100µF output capacitance requires a GATE capacitance of (using  $I<sub>GATF</sub>(UP) = 35µA$ :

$$
C_{GATE} = \frac{35\mu A \cdot C_{OUT}}{I_{INRUSH}}
$$

$$
C_{GATE} = \frac{35\mu A \cdot 100\mu F}{1A} = 3.5nF
$$

The 3.3nF  $C_{GATE}$  capacitor in the application circuit of [Figure 7](#page-12-0) limits the inrush current to just over 1A. R<sub>GATF</sub> prevents C<sub>GATE</sub> from slowing down the reverse polarity protection circuits. It also stabilizes the fast pull-down circuits and prevents chatter during fault conditions. Set  $R<sub>GATE</sub>$  to 22k for most applications.



<span id="page-12-0"></span>

#### **Forward Overcurrent Fault**

Forward overcurrent protection prevents large currents from flowing from  $V_{IN}$  to  $V_{OUIT}$ . This threshold current is determined by the external sense resistor  $(R_{\text{SFRSE}})$  and an internal comparator [\(Figure 7](#page-12-0), U1) with a 50mV threshold:

$$
I_{OC,FWD} = \frac{50 \text{mV}}{R_{SENSE}}
$$

For the example of [Figure 7,](#page-12-0) if 2.5A flows to the output across the 20m $\Omega$  sense resistor, the external MOSFETs (M1, M2) are immediately (8µs) turned off. This disconnects the load from the input supply.

Note that during initial startup, the output capacitance  $(C_{\text{OUT}})$  charges from ground to  $V_{\text{IN}}$ . To prevent this capacitive inrush current  $(I_{INRUSH})$  from falsely triggering the forward overcurrent comparator, place an inrush limiting capacitor ( $C_{GATE}$ ) on the GATE pin (see Limiting Inrush Current During Turn On). This inrush current plus the output current must be less than the desired forward overcurrent threshold:

 $I_{\text{OC.FWD}}$  >  $I_{\text{INRUSH}}$  +  $I_{\text{OUT}}$ 

For the example of [Figure 7,](#page-12-0) the 3.3nF GATE capacitor and the 100µF output capacitor limit the inrush current  $(I<sub>INRIISH</sub>)$  to approximately 1A. This means that the output current ( $I<sub>OUT</sub>$ ) must be less than 1.5A during turn on in order to avoid a forward overcurrent fault during turn on. Once  $V_{\text{OUT}}$  has ramped to its final value, the output current is limited to 2.5A.

Once a forward overcurrent fault is triggered, there are two application choices for turning the external MOSFETs back on:

Rev. C 1. Automatically restart by placing an external capacitor on the RETRY pin. An internal cool-down timer will charge/discharge this capacitor 31 times with a 5.5ms/nF total delay. At the end of this delay, the external MOSFETs are turned back on, thus reconnecting the load to the input supply. The 0.22µF capacitor ( $C_{\text{RFTRY}}$ ) in the application of [Figure 7](#page-12-0) yields a 1200ms cool-down timer delay. Note that the adjustable cool-down period provides the user with a means of keeping the external MOSFETs within the rated SOA (safe operating area). See [Figure 8](#page-13-0) timing diagram.

2. Latch off the MOSFETs by grounding the RETRY pin (no external RETRY capacitor needed). This latches the forward overcurrent fault. The external MOSFETs are kept in the off condition until the SHDN input pin is toggled low then high (t<sub>CLEAR</sub> pulse width < t<sub>LOWPWR</sub>). See [Figure 9](#page-13-1) timing diagram.

#### **Reverse Overcurrent Protection**

Reverse overcurrent protection prevents large currents from flowing from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ . There are two options for reverse overcurrent protection thresholds. The LTC4368-1 (–50mV) bidirectional circuit breaker allows load current to flow in either direction: from V<sub>IN</sub> to V<sub>OUT</sub> or from V<sub>OUT</sub> to  $V_{IN}$ . The LTC4368-2 provides diode-like behavior by making the reverse overcurrent threshold (–3mV) significantly smaller than the forward overcurrent threshold (+50mV). The reverse overcurrent fault threshold is determined by the external sense resistor  $(R_{SENSF})$  and an internal comparator ([Figure 7](#page-12-0), U2). For the LTC4368-2 application of [Figure 7](#page-12-0):

$$
I_{\text{OC,REV}} = \frac{-3mV}{R_{\text{SENSE}}} = \frac{-3mV}{20m\Omega} = -0.15A
$$

If –0.15A flows from the output across the 20m $\Omega$  sense resistor, the external MOSFETs (M1,M2) are immediately (8µs) turned off.

To turn the MOSFETs back on, an internal comparator ([Figure 7](#page-12-0), U3) detects when  $V_{OUT}$  drops 100mV below V<sub>IN</sub>:

 $V_{OIII} < V_{IN} - 100$ mV

Once this condition is met, the gates of the external MOSFETs are turned on again to reconnect the input supply to the load. See timing diagrams of [Figure 10.](#page-13-2) Note that if the LTC4368-1 option is used, the reverse current threshold becomes:

$$
I_{\text{OC,REV}} = \frac{-50 \text{mV}}{R_{\text{SENSE}}}
$$



**Figure 8. Forward Overcurrent Fault with 0.22µF RETRY Capacitor**

<span id="page-13-0"></span>

**Figure 9. Forward Overcurrent Fault with RETRY Pin Grounded**

<span id="page-13-1"></span>

<span id="page-13-2"></span>

#### **Reverse VIN Protection**

The LTC4368's rugged and hot swappable  $V_{IN}$  helps protect the more sensitive circuits at the output load. If the input supply is plugged in backwards, or a negative supply is inadvertently connected, the LTC4368 prevents this negative voltage from passing to the output load.

As shown in [Figure 11,](#page-14-0) external back-to-back N-channel MOSFETs are required for reverse supply protection. When  $V_{IN}$  goes negative, the reverse  $V_{IN}$  comparator closes the internal switch, which in turn connects the gates of the external MOSFETs to the negative  $V_{IN}$  voltage. The body diode (D1) of M1 turns on, but the body diode (D2) of M2 remains in reverse blocking mode. This means that the common source connection of M1 and M2 remains about a diode drop higher than  $V_{\text{IN}}$ . Since the gate voltage of M2 is shorted to  $V_{IN}$ , M2 will be turned off and no current can flow from  $V_{\text{OUT}}$  to  $V_{\text{IN}}$ . Note that the voltage rating of M2 must withstand the reverse voltage excursion at  $V_{\text{IN}}$ .



**Figure 11. Reverse VIN Protection Circuits**

To avoid large currents when the reverse voltage is hot plugged, set  $R_{GATE}$  to 22k. To further improve reverse hot swap performance, place the optional  $C_{\text{HOTSWAP}} \ge$ 4.4nF capacitor across the gate and source terminals of the external MOSFETs.

[Figure 12](#page-14-1) illustrates the waveforms that result when  $V_{\text{IN}}$ is hot plugged to  $-20V$ . V<sub>IN</sub>, GATE and V<sub>OUT</sub> start out at ground just before the connection is made. Due to the

parasitic inductance of the  $V_{IN}$  and GATE connections, the voltage at the  $V_{IN}$  and GATE pins ring significantly below –20V. Therefore, hot swapping a negative input voltage more negative than –20V should not be performed without additional overshoot mitigation techniques in place. The front page application was used to generate the waveforms of [Figure 12](#page-14-1).



<span id="page-14-1"></span>Figure 12. Hot Swapping V<sub>IN</sub> to -20V

The speed of the LTC4368 reverse protection circuits is evident by how closely the GATE pin follows  $V_{IN}$  during the negative transients. The two waveforms are almost indistinguishable on the scale shown.

The trace at  $V_{O \cup T}$ , on the other hand, does not respond to the negative voltage at  $V_{IN}$ , demonstrating the desired reverse supply protection. The waveforms of [Figure 12](#page-14-1)  were captured using a 40V dual N-channel MOSFET, a 10µF ceramic output capacitor and no load current on V<sub>OUT</sub>.

#### **Hot Swap V<sub>IN</sub> Protection**

<span id="page-14-0"></span>The  $V_{IN}$  input of the LTC4368 can be live inserted or hot swapped into a backplane with minor disturbance to the  $V_{IN}$  supply. The idea is to keep the parasitic capacitances of the external MOSFETs  $(C_{GD})$  from coupling onto the GATE pin and enhancing the MOSFETs. To improve positive  $V_{IN}$  hot swap capability (without jeopardizing reverse polarity protection), place  $C_{HOTSWAP}$  across the gate and source terminals of the back-to-back MOSFETs. [Figure 13](#page-15-0) illustrates the waveforms that result when the  $V_{IN}$  of the front page application is hot plugged to +48V. The top trace is  $V_{IN}$ . The bottom two traces are the MOSFETs gate and source terminals. Note that the bottom two traces ring together and thus keep the MOSFETs off



**Figure 13. Hot Swapping V<sub>IN</sub> to +48V** 

during the fast transients. To further improve positive hot swap, place the optional  $C_{HOTSWAP} = 6.8$ nF capacitor across the gate/source of the external MOSFETs. For even more hot swap protection, add a diode (MBR0540) across  $R<sub>GATF</sub>$  (connect cathode to  $C<sub>GATF</sub>$ ). Make sure this diode has a reverse breakdown of at least 40V.

#### **Recovery Delay Timer**

The LTC4368 has a recovery delay timer that filters noise at V<sub>IN</sub> and helps prevent chatter at V<sub>OUT</sub>. After either an OV or UV fault has occurred, the input supply must return to the desired operating voltage window for typically 32ms  $(t_{D(ON)})$  in order to turn the external MOSFET back on, as illustrated in [Figure 5](#page-10-1) and [Figure 6](#page-10-2). Going out of and then back into fault in fewer than 32ms will keep the MOSFET off continuously. Similarly, coming out of shutdown (SHDN low to high) triggers an 800 $\mu$ s startup delay timer (t $_{\rm START}$ , see [Figure 16\)](#page-15-2).

The recovery delay timer is also active while the LTC4368 is powering up. The 32ms timer starts once  $V_{IN}$  rises above  $V_{IN(UVLO)}$  and  $V_{IN}$  lies within the user selectable UV/OV power good window. See [Figure 14](#page-15-3).



<span id="page-15-3"></span>

#### **Slow Shutdown**

The SHDN input turns off the external MOSFETs in a slow, controlled manner. When SHDN is asserted low, a 90µA current sink slowly begins to turn off the external MOSFETs.

Once the voltage at the GATE pin falls below the voltage at the  $V_{\text{OUT}}$  pin, the current sink is throttled back and a feedback loop takes over. This loop forces the GATE voltage to track  $V_{\Omega I}$ , thus keeping the external MOSFETs off as  $V_{\text{OUT}}$  decays. Note that when  $V_{\text{OUT}} < 2.5V$ , the GATE pin is pulled all the way to ground.

<span id="page-15-0"></span>Slow gate turn off reduces load current slew rates and mitigates voltage spikes due to parasitic inductances. To further decrease GATE pin slew rate, place a capacitor (CHOTSWAP, see [Figure 11](#page-14-0)) across the gate and source terminals of the external MOSFETs. The waveforms of [Figure 15](#page-15-1) were captured using the Si7942 Dual N-channel MOSFETs, and a 2A load with 100µF output capacitor.



**Figure 15. Slow Shutdown: GATE Tracks VOUT as VOUT Decays**

<span id="page-15-1"></span>

<span id="page-15-2"></span>**Figure 16. Slow Shutdown Timing**

#### **FAULT Status**

The FAULT high voltage open drain output is driven low if  $\overline{\text{SHDN}}$  is asserted low, if  $V_{\text{IN}}$  is outside the desired UV/ OV voltage window, if there is an overcurrent fault, or if  $V_{IN}$  has not risen above  $V_{IN(IVLO)}$ . Figures 5, 6, 8, 9, 10 and 16 show the FAULT output timing.

#### **Ideal Diode Alternative**

[Figure 17](#page-16-0) shows two LTC4368-2 connected in parallel. With both devices turned on, the output will be the higher of V1 or V2. Unlike ideal diode controllers, the LTC4368 always fully enhances the MOSFETs, even at light loads. Note, however, that if the voltage difference between V1 and V2 is less than 3mV, the reverse overcurrent comparators will not detect a fault and up to 150mA can flow from the higher to the lower supply. Similarly, disconnecting the higher supply may not generate sufficient reverse current to turn off the MOSFETs. A subsequent reconnection may result in an inrush current that temporarily trips the circuit breakers.



**Figure 17. Alternative to Ideal Diode**

By driving the SHDN pins separately, this potential backflow can be avoided.  $V_{\text{OUT}}$  can then be selected from either V1 or V2, irrespective of which supply voltage is higher or lower. While in shutdown, the LTC4368-2 drives the GATE pin just below the lower of  $V_{IN}$  and  $V_{OUT}$ , thus allowing  $V_{\text{OUT}}$  to be larger than  $V_{\text{IN}}$  while in the off condition.

#### **Single MOSFET Higher Power Application**

When reverse  $V_{IN}$  protection is not needed, only a single external N-channel MOSFET is necessary. This provides the user with a larger selection of MOSFETs (not just dual packages), especially for higher power applications. Note that care must be taken to stay within the SOA of the external MOSFET. The RETRY pin of the LTC4368 can be used to help keep the MOSFET within its SOA. The user can ground the RETRY pin to latch off the MOSFET after a forward current fault. For automatic retry after a forward current fault,  $C_{RFTRY}$  must be large enough to maintain a low on duty cycle for the MOSFET. See [Figure 18.](#page-16-1)



<span id="page-16-1"></span><span id="page-16-0"></span>**Figure 18. Single MOSFET High Power Application**



**Figure 19. OV Fault with Large V<sub>IN</sub> Inductance** 

#### **Transients During OV Fault**

The circuit of [Figure 19](#page-17-0) is used to illustrate transients commonly encountered during an overvoltage condition. The nominal input supply is 48V and it has an overvoltage threshold of 60V. The parasitic inductance is that of a 1 foot wire (roughly 300nH). [Figure 20](#page-17-1) shows the waveforms during on overvoltage condition at  $V_{\text{IN}}$ . These transients depend on the parasitic inductance and resistance of the wire along with the capacitance at the  $V_{IN}$  node. D1 is an optional power clamp (TVS, TransZorb) recommended for applications where the DC input voltage can exceed 24V and with large  $V_{\text{IN}}$  parasitic inductance. No clamp was used to capture the waveforms of [Figure 20.](#page-17-1) In order to maintain reverse supply protection, D1 must be a bidirectional clamp with appropriate voltage and power ratings.



#### <span id="page-17-1"></span>**Layout Considerations**

<span id="page-17-0"></span>The trace length between the  $V_{IN}$  pin and the drain of the external MOSFET should be minimized, as well as the trace length between the GATE pin of the LTC4368 and the gates of the external MOSFETs. The SENSE and  $V_{OUT}$ pins must be connected with traces that tie directly and solely to the sense resistor.

Place the bypass capacitors at  $V_{\text{OUT}}$  as close as possible to the external MOSFET. Use high frequency ceramic capacitors in addition to bulk capacitors to mitigate hot swap ringing. Place the high frequency capacitors closest to the MOSFET. Note that bulk capacitors mitigate ringing by virtue of their ESR. Ceramic capacitors have low ESR and can thus ring near their resonant frequency. The trace length of the GATE pin should be kept as small as possible, and the number of components connected to the GATE pin should also be minimized.

The SOA of the external MOSFET might require the board to have a minimum total area as well as a minimum amount of trace volume connected to the drain and source pins.

#### PACKAGE DESCRIPTION



**MS Package 10-Lead Plastic MSOP** (Reference LTC DWG # 05-08-1661 Rev F)

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

#### PACKAGE DESCRIPTION



**DD Package 10-Lead Plastic DFN (3mm** × **3mm)**

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

### REVISION HISTORY



### TYPICAL APPLICATION



#### **LTC2966 Extends UV/OV Hysteresis Window**

### RELATED PARTS





Rev. C