

### **Low Quiescent Current Dual Output LDO**

#### **Features**

- Dual Output LDO:
	- $-V_{\text{OUT1}} = 1.5V$  to 3.3V @ 300 mA
- $V_{\text{OUT2}} = 1.5V$  to 3.3V @ 150 mA
- Output Voltage (See [Table 8-1](#page-15-0))
- Low Dropout Voltage:
	- $V_{\text{OUT1}} = 104 \text{ mV} \textcircled{2} 300 \text{ mA}$  Typical
- $-V_{\text{OUT2}} = 150 \text{ mV} \text{ @ } 150 \text{ mA}$  Typical
- Low Supply Current: 116 µA Typical TC1302A/B with both output voltages available
- Reference Bypass Input for Low-Noise Operation
- Both Output Voltages Stable with a Minimum of 1 µF Ceramic Output Capacitor
- Separate  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  SHDN pins (**TC1302B**)
- Power-Saving Shutdown Mode of Operation
- Wake-up from  $\overline{SHDN}$ : 5.3 µs. Typical
- Small 8-pin DFN or MSOP Package Options
- Operating Junction Temperature Range: -40 $^{\circ}$ C to +125 $^{\circ}$ C
- Overtemperature and Overcurrent Protection

#### **Applications**

- Cellular/GSM/PHS Phones
- Battery-Operated Systems
- Hand-Held Medical Instruments
- Portable Computers/PDAs
- Linear Post-Regulators for SMPS
- Pagers

#### **Related Literature**

- AN765, "Using Microchip's Micropower LDOs", DS00765, Microchip Technology Inc., 2002
- AN766, "Pin-Compatible CMOS Upgrades to BiPolar LDOs", DS00766, Microchip Technology Inc., 2002
- AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", DS00792, Microchip Technology Inc., 2001

#### **Description**

The TC1302A/B combines two Low Dropout (LDO) regulators into a single 8-pin MSOP or DFN package. Both regulator outputs feature low dropout voltage, 104 mV @ 300 mA for  $V_{\text{OUT1}}$ , 150 mV @ 150 mA for  $V<sub>OUT2</sub>$ , low quiescent current consumption, 58  $\mu$ A each and a typical regulation accuracy of 0.5%. Several fixed-output voltage combinations are available. A reference bypass pin is available to further reduce output noise and improve the power supply rejection ratio of both LDOs.

The TC1302A/B is stable over all line and load conditions, with a minimum of  $1 \mu F$  of ceramic output capacitance, and utilizes a unique compensation scheme to provide fast dynamic response to sudden line voltage and load current changes.

Additional features include an overcurrent limit and overtemperature protection that combine to provide a robust design for all load fault conditions.

#### **Package Types**



#### **Functional Block Diagrams**



#### **Typical Application Circuits**



#### **1.0 ELECTRICAL CHARACTERISTICS**

#### **Absolute Maximum Ratings †**



**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **DC CHARACTERISTICS**



<span id="page-2-3"></span><span id="page-2-2"></span><span id="page-2-1"></span>**Note 1:** The minimum  $V_{IN}$  has to meet two conditions:  $V_{IN} \ge 2.7V$  and  $V_{IN} \ge V_R + V_{DROPOUT}$ .

**2:**  $V_R$  is defined as the higher of the two regulator nominal output voltages ( $V_{\text{OUT1}}$  or  $V_{\text{OUT2}}$ ).

**3:**  $TCV_{OUT} = ((V_{OUTmax} - V_{OUTmin}) * 10<sup>6</sup>)/(V_{OUT} * \Delta T).$ 

<span id="page-2-4"></span>**4:** Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

<span id="page-2-5"></span>**5:** Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to  $I_{LMAX}$  at  $V_{IN} = 6V$  for t = 10 msec.

<span id="page-2-6"></span>**6:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.

<span id="page-2-0"></span>**7:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>,  $\theta_{\sf J A}$ ). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

#### **DC CHARACTERISTICS (Continued)**

**Electrical Specifications:** Unless otherwise noted,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{\text{OUT1}} = C_{\text{OUT2}} = 1 \,\mu\text{F}$ ,  $C_{\text{BYPASS}} = 10 \,\text{nF}$ ,  $\overline{\text{SHDN}} > V_{\text{IH}}$ ,  $T_A = +25 \,^{\circ}\text{C}$ .



**Note 1:** The minimum V<sub>IN</sub> has to meet two conditions: V<sub>IN</sub>  $\geq$  2.7V and V<sub>IN</sub>  $\geq$  V<sub>R</sub> + V<sub>DROPOUT</sub>.<br>2: V<sub>R</sub> is defined as the higher of the two regulator nominal output voltages (V<sub>OUT1</sub> or V

V<sub>R</sub> is defined as the higher of the two regulator nominal output voltages (V<sub>OUT1</sub> or V<sub>OUT2</sub>).

**3:**  $TCV_{OUT} = ((V_{OUTmax} - V_{OUTmin}) * 10<sup>6</sup>)/(V_{OUT} * \Delta T).$ 

**4:** Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current. Changes in output voltage due to heating effects are covered by the thermal regulation specification.

**5:** Thermal regulation is defined as the change in output voltage at a time t after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a current pulse equal to  $I_{LMAX}$  at  $V_{IN} = 6V$  for t = 10 msec.

**6:** Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its value measured at a 1V differential.

**7:** The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>,  $\theta_{\sf J}$ A). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

#### **TEMPERATURE SPECIFICATIONS**



#### **2.0 TYPICAL PERFORMANCE CURVES**

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{BYPASS}$  = 0 pF,  $\overline{SHDN1}$  =  $\overline{SHDN2}$  >  $V_{IH}$ ,  $T_A$  = +25°C.



*FIGURE 2-1: Quiescent Current vs. Input Voltage.*



*FIGURE 2-2: SHDN Voltage Threshold vs. Input Voltage.*



*FIGURE 2-3: Quiescent Current vs. Junction Temperature.*



*Voltage.*

*FIGURE 2-4: Output Voltage vs. Input* 



*FIGURE 2-5: Output Voltage vs. Input Voltage.*



*FIGURE 2-6: Dropout Voltage vs. Output Current (V<sub>OUT1</sub>).* 

**Note:** Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{\text{BYPASS}} = 0 \text{ pF}, \overline{\text{SHDN1}} = \overline{\text{SHDN2}} > V_{\text{IH}}, T_A = +25^{\circ} \text{C}.$ 



*FIGURE 2-7: Dropout Voltage vs. Junction Temperature (V<sub>OUT1</sub>).* 



*FIGURE 2-8: Dropout Voltage vs. Output Current (V<sub>OUT2</sub>).* 



*FIGURE 2-9: Dropout Voltage vs. Junction Temperature (V<sub>OUT2</sub>).* 



*FIGURE 2-10: VOUT1 and VOUT2 Load Regulation vs. Junction Temperature.*



*FIGURE 2-11: VOUT1 and VOUT2 Line Regulation vs. Junction Temperature.*



*Temperature.*

*FIGURE 2-12:*  $V_{OUT1}$  vs. Junction

**Note:** Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{\text{BYPASS}} = 0 \text{ pF}, \overline{\text{SHDN1}} = \overline{\text{SHDN2}} > V_{\text{IH}}, T_A = +25^{\circ} \text{C}.$ 











*Temperature.*

*FIGURE 2-15: V*<sub>*OUT2</sub> vs. Junction*</sub>



*FIGURE 2-16: Power Supply Rejection Ratio vs. Frequency (without bypass capacitor).*



*FIGURE 2-17: Power Supply Rejection Ratio vs. Frequency (with bypass capacitor).*



*FIGURE 2-18: V*<sub>*OUT1</sub>* and *V*<sub>*OUT2</sub></sub> Noise vs.</sub></sub> Frequency (without bypass capacitor).*

**Note:** Unless otherwise indicated,  $V_{IN} = V_R + 1V$ ,  $I_{OUT1} = I_{OUT2} = 100 \mu A$ ,  $C_{IN} = 4.7 \mu F$ ,  $C_{OUT1} = C_{OUT2} = 1 \mu F$  (X5R or X7R),  $C_{\text{BYPASS}} = 0 \text{ pF}, \overline{\text{SHDN1}} = \overline{\text{SHDN2}} > V_{\text{IH}}, T_A = +25^{\circ} \text{C}.$ 



*FIGURE 2-19:*  $V_{OUT1}$  and  $V_{OUT2}$  Noise vs. *Frequency (with bypass capacitor).*



*FIGURE 2-20: VOUT1 and VOUT2 Power-up from Shutdown TC1302B.*



*FIGURE 2-21: VOUT2 Power-up from Shutdown Input TC1302A.*



*FIGURE 2-22: VOUT1 and VOUT2 Power-up from Input Voltage TC1302B.*



*FIGURE 2-23: Dynamic Line Response.*



*FIGURE 2-24: 300 mA Dynamic Load Step VOUT1.*

**Note:** Unless otherwise indicated, V<sub>IN</sub> = V<sub>R</sub> +1V, I<sub>OUT1</sub> = I<sub>OUT2</sub> = 100 µA, C<sub>IN</sub> = 4.7 µF, C<sub>OUT1 =</sub> C<sub>OUT2</sub> = 1 µF (X5R or X7R),  $C_{\text{BYPASS}}$  = 0 pF, SHDN1 = SHDN2 > V<sub>IH</sub>, T<sub>A</sub> = +25°C.



*FIGURE 2-25: 150 mA Dynamic Load Step VOUT2.*

#### **3.0 TC1302A PIN DESCRIPTIONS**

The descriptions of the pins are listed in [Table 3-1.](#page-9-0)



#### <span id="page-9-0"></span>**TABLE 3-1: TC1302A PIN FUNCTION TABLE**

#### **3.1 Regulated Output Voltage #1**   $(V_{\text{OUT1}})$

Connect  $V_{\text{OUT1}}$  to the positive side of the  $V_{\text{OUT1}}$ capacitor and load. Capable of 300 mA maximum output current.  $V_{\text{OUT1}}$  output is available when  $V_{\text{IN}}$  is available; there is no pin to turn it OFF. See TC1302B if ON/OFF control of  $V_{\text{OUT1}}$  is desired.

#### **3.2 Circuit Ground Pin (GND)**

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

#### **3.3 Reference Bypass Input**

By connecting an external 10 nF capacitor (typical) to the Bypass Input, both outputs ( $V<sub>OUT1</sub>$  and  $V<sub>OUT2</sub>$ ) will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage start-up time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the start-up time will be minimized.

#### **3.4 Output Voltage #2 Shutdown (SHDN2)**

ON/OFF control is performed by connecting SHDN2 to its proper level. When the input of this pin is connected to a voltage less than 15% of  $V_{\text{IN}}$ ,  $V_{\text{OUT2}}$  will be OFF. If this pin is connected to a voltage that is greater than 45% of  $V_{IN}$ ,  $V_{OUT2}$  will be turned ON.

#### **3.5 Regulated Output Voltage #2 (VOUT2)**

Connect  $V_{\text{OUT2}}$  to the positive side of the  $V_{\text{OUT2}}$ capacitor and load. This pin is capable of a maximum output current of 150 mA.  $V_{\text{OUT2}}$  can be turned ON and OFF using SHDN2.

#### **3.6 Unregulated Input Voltage Pin**   $(V_{IN})$

Connect the unregulated input voltage source to  $V_{IN}$ . If the input voltage source is located more than several inches away or is a battery, a typical input capacitance of 1  $\mu$ F to 4.7  $\mu$ F is recommended.

#### **4.0 TC1302B PIN DESCRIPTIONS**

The descriptions of the pins are listed in [Table 4-1.](#page-10-0)



#### <span id="page-10-0"></span>**TABLE 4-1: TC1302B PIN FUNCTION TABLE**

#### **4.1 Regulated Output Voltage #1**   $(V_{\text{OUT1}})$

Connect  $V_{\text{OUT1}}$  to the positive side of the  $V_{\text{OUT1}}$ capacitor and load. Capable of 300 mA maximum output current. For the TC1302B,  $V_{\text{OUT1}}$  can be turned ON and OFF using the SHDN1 input pin.

#### **4.2 Circuit Ground Pin (GND)**

Connect GND to the negative side of the input and output capacitor. Only the LDO internal circuitry bias current flows out of this pin (200 µA maximum).

#### **4.3 Reference Bypass Input**

By connecting an external 10 nF capacitor (typical) to the bypass input, both outputs  $(V<sub>OUT1</sub>$  and  $V<sub>OUT2</sub>)$  will have less noise and improved Power Supply Ripple Rejection (PSRR) performance. The LDO output voltage startup time will increase with the addition of an external bypass capacitor. By leaving this pin unconnected, the startup time will be minimized.

#### **4.4 Output Voltage #2 Shutdown (SHDN2)**

ON/OFF control is performed by connecting SHDN2 to its proper level. When this pin is connected to a voltage less than 15% of  $V_{\text{IN}}$ ,  $V_{\text{OUT2}}$  will be OFF. If this pin is connected to a voltage that is greater than 45% of  $V_{IN}$ , V<sub>OUT2</sub> will be turned ON.

#### **4.5 Regulated Output Voltage #2 (VOUT2)**

Connect  $V_{\text{OUT2}}$  to the positive side of the  $V_{\text{OUT2}}$ capacitor and load. This pin is capable of a maximum output current of 150 mA.  $V_{\text{OUT2}}$  can be turned ON and OFF using SHDN2.

#### **4.6 Unregulated Input Voltage Pin**   $(V_{IN})$

Connect the unregulated input voltage source to  $V_{IN}$ . If the input voltage source is located more than several inches away, or is a battery, a typical minimum input capacitance of 1  $\mu$ F and 4.7  $\mu$ F is recommended.

#### **4.7 Output Voltage #1 Shutdown (SHDN1)**

ON/OFF control is performed by connecting SNDN1 to its proper level. When this pin is connected to a voltage less than 15% of  $V_{IN}$ ,  $V_{OUT1}$  will be OFF. If this pin is connected to a voltage that is greater than 45% of  $V_{IN}$ ,  $V<sub>OUT1</sub>$  will be turned ON.

#### **5.0 DETAILED DESCRIPTION**

#### **5.1 Device Overview**

The TC1302A/B is a combination device consisting of one 300 mA LDO regulator with a fixed output voltage  $V_{\text{OUT1}}$  (1.5V – 3.3V) and one 150 mA LDO regulator with a fixed output voltage  $V_{\text{OUT2}}$  (1.5V – 3.3V).

For the TC1302A, the 300 mA output  $(V<sub>OUT1</sub>)$  is always present, independent of the level of SHDN2. The 150 mA output ( $V_{\text{OUT2}}$ ) can be turned ON/OFF by controlling the level of SHDN2.

For the TC1302B,  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  each have independent shutdown input pins (SHDN1 and SHDN2) to control their respective outputs.

#### **5.2 LDO Output #1**

LDO output #1 is rated for 300 mA of output current. The typical dropout voltage for  $V_{\text{OUT1}} = 104 \text{ mV}$  @ 300 mA. A 1 µF (minimum) output capacitor is needed for stability and should be located as close to the  $V<sub>OUT1</sub>$ pin and ground as possible.

#### **5.3 LDO Output #2**

LDO output #2 is rated for 150 mA of output current. The typical dropout voltage for  $V_{\text{OUT2}} = 150 \text{ mV}$ . A 1  $\mu$ F (minimum) capacitor is needed for stability and should be located as close to the  $V_{\text{OUT2}}$  pin and ground as possible.

#### **5.4 Input Capacitor**

Low input source impedance is necessary for the two LDO outputs to operate properly. When operating from batteries, or in applications with long lead length (> 10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of  $1.0 \mu$ F to  $4.7 \mu$ F is recommended for most applications. When using large capacitors on the LDO outputs, larger capacitance is recommended on the LDO input. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors will help reduce the input impedance and further reduce any high-frequency noise on the input and output of the LDO.

#### **5.5 Output Capacitor**

A minimum output capacitance of 1  $\mu$ F for each of the TC1302A/B LDO outputs is necessary for stability. Ceramic capacitors are recommended because of their size, cost and environmental robustness qualities. Tantalum or aluminum electrolytic capacitors can be used on the LDO outputs as well. The Equivalent Series Resistance (ESR) requirements on the electrolytic output capacitor's are between 0 and 2 ohms. The output capacitor should be located as close to the LDO output as is practical. Ceramic materials, X7R and X5R, have low temperature coefficients and are well within the acceptable ESR range required. A typical 1 uF X5R 0805 capacitor has an ESR of 50 milliohms. Larger LDO output capacitors can be used with the TC1302A/B to improve dynamic performance and power supply ripple rejection performance. A maximum of 10 µF is recommended. Aluminum electrolytic capacitors are not recommended for low temperature applications of  $<$  -25 °C.

#### **5.6 Bypass Input**

The Bypass pin is connected to the internal LDO reference. By adding capacitance to this pin, the LDO ripple rejection, input voltage transient response and output noise performance are all increased. A typical bypass capacitor between 470 pF to 10 nF is recommended. Larger bypass capacitors can be used, but result in a longer time period for the LDO outputs to reach their rated output voltage when started from SHDN or V<sub>IN</sub>.

#### **5.7 GND**

For the optimal noise and PSRR performance, the GND pin of the TC1302A/B should be tied to a quiet circuit ground. For applications that have switching or noisy inputs, tie the GND pin to the return of the output capacitor. Ground planes help lower inductance and voltage spikes caused by fast transient load currents and are recommended for applications that are subjected to fast load transients.

#### **5.8 SHDN1/SHDN2 Operation**

The TC1302A  $\overline{\text{SHDN2}}$  pin is used to turn  $V_{\text{OUT2}}$  ON and OFF. A logic-high level on SHDN2 will enable the V<sub>OUT2</sub> output, while a logic-low on the SHDN2 pin will disable the  $V_{\text{OUT2}}$  output. For the TC1302A,  $V_{\text{OUT1}}$  is not affected by SHDN2 and will be enabled as long as the input voltage is present.

The TC1302B SHDN1 and SHDN2 pins are used to turn  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  ON and OFF. They operate independent of each other.

#### **5.9 TC1302A SHDN2 Timing**

 $V<sub>OUT1</sub>$  will rise independent of the level of  $\overline{\text{SHDN2}}$  for the TC1302A. [Figure 5-1](#page-12-0) is used to define the wake-up time from shutdown ( $t_{\text{WK}}$ ) and the settling time ( $t_{\text{S}}$ ). The wake-up time is dependant upon the frequency of operation. The faster the SHDN pin is pulsed, the shorter the wake-up time will be.



<span id="page-12-0"></span>*FIGURE 5-1: TC1302A Timing.*

#### **5.10 TC1302B SHDN1/SHDN2 Timing**

For the TC1302B, the SHDN1 input pin is used to control  $V_{\text{OUT1}}$ . The  $\overline{\text{SHDN2}}$  input pin is used to control V<sub>OUT2</sub>, independent of the logic input on SHDN1.



<span id="page-12-1"></span>*FIGURE 5-2: TC1302B Timing.*

#### **5.11 Device Protection**

#### 5.11.1 OVERCURRENT LIMIT

In the event of a faulted output load, the maximum current the LDO output will permit to flow is limited internally for each of the TC1302A/B outputs. The peak current limit for  $V_{\text{OUT1}}$  is typically 1.1A, while the peak current limit for  $V_{\text{OUT2}}$  is typically 0.5A. During shortcircuit operation, the average current is limited to 200 mA for  $V_{\text{OUT1}}$  and 140 mA for  $V_{\text{OUT2}}$ .

#### 5.11.2 OVERTEMPERATURE PROTECTION

If the internal power dissipation within the TC1302A/B is excessive due to a faulted load or higher-thanspecified line voltage, an internal temperature-sensing element will prevent the junction temperature from exceeding approximately 150°C. If the junction temperature does reach 150°C, both outputs will be disabled until the junction temperature cools to approximately 140°C and the device resumes normal operation. If the internal power dissipation continues to be excessive, the device will again shut off.

#### **6.0 APPLICATION CIRCUITS/ ISSUES**

#### **6.1 Typical Application**

The TC1302A/B is used for applications that require the integration of two LDOs.



*TC1302A/B.*

*FIGURE 6-1: Typical Application Circuit* 

#### 6.1.1 APPLICATION INPUT CONDITIONS

Package Type = 3x3DFN8 Input Voltage Range = 2.7V to 4.2V  $V_{IN}$  maximum = 4.2V  $V_{IN}$  typical = 3.6V  $V_{\text{OUT1}} = 300 \text{ mA}$  maximum  $V_{OIII2}$  = 150 mA maximum

#### **6.2 Power Calculations**

#### 6.2.1 POWER DISSIPATION

The internal power dissipation within the TC1302A/B is a function of input voltage, output voltage, output current and quiescent current. The following equation can be used to calculate the internal power dissipation for each LDO.

#### **EQUATION 6-1:**

$$
P_{LDO} = (V_{IN(MAX))} - V_{OUT(MIN)}) \times I_{OUT(MAX))}
$$
  
\n
$$
P_{LDO} = LDO Pass device internal power\ndissipation\n
$$
V_{IN(MAX)} = Maximum input voltage
$$
  
\n
$$
V_{OUT(MIN)^{=}} LDO minimum output voltage
$$
$$

In addition to the LDO pass element power dissipation, there is power dissipation within the TC1302A/B as a result of quiescent or ground current. The power dissipation, as a result of the ground current, can be calculated using the following equation.

#### **EQUATION 6-2:**

$$
P_{I(GND)} = V_{IN(MAX)} \times I_{VIN}
$$
  
(b) = Total current in ground pin.  

$$
M \times imum input voltage
$$

 $P_{I(GND)}$ <br> $V_{IN(MAX)}$ Maximum input voltage.  $I_{VIN}$  = Current flowing in the V<sub>IN</sub> pin with no output current on either LDO output.

The total power dissipated within the TC1302A/B is the sum of the power dissipated in both of the LDOs and the  $P(I_{GND})$  term. Because of the CMOS construction, the typical  $I_{GND}$  for the TC1302A/B is 116  $\mu$ A. Operating at a maximum of 4.2V results in a power dissipation of 0.5 milliWatts. For most applications, this is small compared to the LDO pass device power dissipation and can be neglected.

The maximum continuous operating junction temperature specified for the TC1302A/B is +125°C. To estimate the internal junction temperature of the TC1302A/B, the total internal power dissipation is multiplied by the thermal resistance from junction to ambient  $(R\theta_{JA})$  of the device. The thermal resistance from junction-to-ambient for the 3x3DFN8 pin package is estimated at 41° C/W.

#### **EQUATION 6-3:**

$$
T_{J(MAX)} = P_{TOTAL} \times R\theta_{JA} + T_{AMAX}
$$

 $T_{\text{J}(MAX)}$  = Maximum continuous junction temperature.

- $P_{\text{TOTAL}}$  = Total device power dissipation.<br>R $\theta_{\text{IA}}$  = Thermal resistance from junction
- $=$  Thermal resistance from junction to ambient.
- $T<sub>AMAX</sub>$  = Maximum Ambient Temperature.

The maximum power dissipation capability for a package can be calculated given the junction-toambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

#### **EQUATION 6-4:**

$$
P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R\theta_{JA}}
$$
  
\nP<sub>D(MAX)</sub> = maximum device power dissipation.  
\nT<sub>J(MAX)</sub> = maximum continuous junction temperature.  
\n
$$
T_{A(MAX)} = \text{maximum ambient temperature.}
$$
  
\n
$$
R\theta_{JA} = \text{Thermal resistance from junction to ambient.}
$$

#### **EQUATION 6-5:**

$$
T_{J(RISE)} = P_{D(MAX)} \times R\theta_{JA}
$$
  
\n
$$
T_{J(RISE)} =
$$
 Rise in device junction temperature over  
\nthe ambient temperature.  
\n
$$
P_{D(MAX)} =
$$
 Maximum device power dissipation.  
\n
$$
R\theta_{JA} =
$$
 Thermal resistance from junction-to-  
\nambient.

#### **EQUATION 6-6:**



#### **6.3 Typical Application**

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

#### 6.3.1 POWER DISSIPATION EXAMPLE

#### **Package**



 $V_{IN} = 2.7V$  to 4.2V

#### **LDO Output Voltages and Currents**

$$
VOUT1 = 2.8V
$$
  
\n
$$
IOUT1 = 300 mA
$$
  
\n
$$
VOUT2 = 1.8V
$$
  
\n
$$
IOUT2 = 150 mA
$$

#### **Maximum Ambient Temperature**

$$
T_{A(MAX)} = 50^{\circ}C
$$

#### **Internal Power Dissipation**

Internal power dissipation is the sum of the power dissipation for each LDO pass device.



#### **Device Junction Temperature Rise**

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The thermal resistance from junction to ambient  $(R\theta_{JA})$  is derived from an EIA/JEDEC standard for measuring thermal resistance for small surface-mount packages. The EIA/JEDEC specification is JESD51-7 "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages". The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors, such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application", (DS00792), for more information regarding this subject.

$$
T_{J(RISE)} = P_{TOTAL} \times Rq_{JA}
$$
  
\n
$$
T_{JRISE} = 807.8 \text{ milliWatts} \times 41.0^{\circ} \text{ C/W}
$$
  
\n
$$
T_{JRISE} = 33.1^{\circ} \text{C}
$$

#### **Junction Temperature Estimate**

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated below.

$$
T_J = T_{JRISE} + T_{A(MAX)}
$$
  

$$
T_J = 83.1^{\circ}C
$$

**Maximum Package Power Dissipation at 50°C Ambient Temperature**

3x3DFN8 (41°C/Watt R
$$
\theta_{JA}
$$
)  
\n $P_{D(MAX)} = (125°C - 50°C)/41°C$ CW  
\n $P_{D(MAX)} = 1.83$  Watts  
\nMSOP8 (208°C/Watt R $\theta_{JA}$ )  
\n $P_{D(MAX)} = (125°C - 50°C)/208°C$ CW  
\n $P_{D(MAX)} = 0.360$  Watts

#### **7.0 TYPICAL LAYOUT**



<span id="page-15-1"></span>*FIGURE 7-1: MSOP8 Silk-screen Layer.*

When designing the physical layout for the TC1302A/B, the highest priority should be placed on positioning the input and output capacitors as close to the device pins as is practical. [Figure 7-1](#page-15-1) above represents a typical placement of the components when using the SMT0805 capacitors.



#### <span id="page-15-2"></span>*FIGURE 7-2: DFN3x3 Silk-screen Example.*

[Figure 7-2](#page-15-2) above represents a typical placement of the components when using the SMT0603 capacitors.

#### **8.0 ADDITIONAL OUTPUT VOLTAGES**

#### **8.1 Output Voltage Options**

[Table 8-1](#page-15-0) describes the range of output voltage options available for the TC1302A/B.  $V_{\text{OUT1}}$  and  $V_{\text{OUT2}}$  can be factory preset from 1.5V to 3.3V in 100 mV increments.

#### <span id="page-15-0"></span>**TABLE 8-1: CUSTOM OUTPUT VOLTAGES**



For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 23.

#### **9.0 PACKAGING INFORMATION**

#### **9.1 Package Marking Information**



X1 represents  $V_{\text{OUT1}}$  configuration:  $X2$  represents  $V_{\text{OUT2}}$  configuration:





For a listing of TC1302A/B standard parts, refer to the Product Identification System on page 23.



#### **8-Lead Plastic Micro Small Outline Package (UA) (MSOP)**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

#### **8-Lead Plastic Dual Flat No Lead Package (MF) 3x3x0.9 mm Body (DFN)**

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





\*Controlling Parameter

Notes:

- 1. Package may have one or more exposed tie bars at ends.
- 2. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 3. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
- Exposed pad dimensions vary with paddle size. 4.
- 5. JEDEC equivalent: Pending

Drawing No. C04-062

**NOTES:**

#### **APPENDIX A: REVISION HISTORY**

#### **Revision A (September 2003)**

Original data sheet release.

#### **Revision B (January 2005)**

The following is the list of modifications:

- 1. Correct the incorrect part number options shown on the Product Identification System page and change the "standard" output voltage and reset voltage combinations.
- 2. Added Appendix A: Revision History.

#### **Revision C (November 2012)**

Added a note to each package outline drawing.

**NOTES:**

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



**NOTES:**

#### **Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE**.** Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV**   $=$  **ISO/TS 16949**  $=$

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620767443

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



#### **Worldwide Sales and Service**

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: [http://www.microchip.com/](http://support.microchip.com) support

Web Address: www.microchip.com

**Atlanta** Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

**Indianapolis** Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

**Los Angeles** Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

**Toronto** Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### **ASIA/PACIFIC**

**Asia Pacific Office** Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 **China - Hong Kong SAR** Tel: 852-2401-1200

Fax: 852-2401-3431 **China - Nanjing**

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### **ASIA/PACIFIC**

**India - Bangalore** Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

**India - Pune** Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

**Philippines - Manila** Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 **Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

**France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan**  Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/26/12