

www.ti.com

#### SCES194M-APRIL 1999-REVISED NOVEMBER 2013

## **Dual 2-Input Positive-NOR Gate**

Check for Samples: SN74LVC2G02

### **FEATURES**

- Available in the Texas Instruments NanoFree<sup>™</sup> Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V ٠
- Max t<sub>pd</sub> of 4.9 ns at 3.3 V
- Low Power Consumption, 10-µA Max I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

GND [

- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)

# DESCRIPTION

This dual 2-input positive-NOR gate is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC2G02 performs the Boolean function Y  $=\overline{A} + \overline{B}$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

	CKAGE VIEW)	DCU PA( (TOP \		YZP PACKAGE (BOTTOM VIEW)
1A 🗔 1 1B 🗔 2 2Y 🗔 3	8	1A ☐ 1 1B ☐ 2 2Y ☐ 3 GND ☐ 4	8	GND 0450 2A 2Y 0360 2B 1B 0270 1Y 1A 0180 V <sub>CC</sub>

See mechanical drawings for dimensions.

2A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

### SN74LVC2G02




The

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Function Table (Each Gate)										
INP	UTS	OUTPUT								
Α	В	Y								
Н	Х	L								
Х	Н	L								
L	L	н								

#### Logic Diagram (Positive Logic)



### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high	n or low state $^{(2)}$ $^{(3)}$	-0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCU package		227	°C/W
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



### SN74LVC2G02

#### www.ti.com

SCES194M - APRIL 1999-REVISED NOVEMBER 2013

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
v	Supply voltage	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
v	Llich lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2		v
		$V_{CC} = 4.5 V$ to 5.5 V	$0.7 \times V_{CC}$		
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V		$0.35 \times V_{CC}$	
V		$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$		0.7	V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		$V_{CC} = 1.65 V$		-4	
		V <sub>CC</sub> = 2.3 V		-8	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3 V$		-16	mA
		$v_{CC} = 3 v$		-24	
		$V_{CC} = 4.5 V$		-32	
		$V_{CC} = 1.65 V$		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current	N 2.V		16	mA
		$V_{CC} = 3 V$		24	
		$V_{CC} = 4.5 V$		32	
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$		20	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCES194M-APRIL 1999-REVISED NOVEMBER 2013

#### TEXAS INSTRUMENTS

www.ti.com

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	TEAT O			-40	°C to 85°C		-40	°C to 125°C	2	
PARAMETER	TEST CO	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	<b>TYP</b> <sup>(1)</sup>	МАХ	UNIT
	I <sub>OH</sub> = −100 μA		1.65 V to 5.5 V	V <sub>CC</sub> – 0.1			V <sub>CC</sub> – 0.1			
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			1.2			
V <sub>OH</sub>	I <sub>OH</sub> = -8 mA		2.3 V	1.9			1.9			v
0.11	I <sub>OH</sub> = -16 mA		3 V	2.4			2.4			
	$I_{OH} = -24 \text{ mA}$		3 V	2.3			2.3			
	I <sub>OH</sub> = -32 mA		4.5 V	3.8			3.8			
	I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V			0.1			0.1	
	I <sub>OL</sub> = 4 mA		1.65 V			0.45			0.45	
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA		2.3 V			0.3			0.3	v
02	I <sub>OL</sub> = 16 mA		0.14			0.4			0.4	
	I <sub>OL</sub> = 24 mA		3 V			0.55			0.75	
	I <sub>OL</sub> = 32 mA		4.5 V			0.55			0.75	
II A or B inputs	$V_{I} = 5.5 \text{ V or GND}$		0 to 5.5 V			±5			±5	μA
I <sub>off</sub>	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10			±10	μA
I <sub>CC</sub>	$V_{I} = 5.5 V \text{ or GND},$	I <sub>O</sub> = 0	1.65 V to 5.5 V			10			10	μA
ΔI <sub>CC</sub>	One input at $V_{CC} - 0.6 V$ ,	Other inputs at $V_{\text{CC}}$ or $\text{GND}$	3 V to 5.5 V			500			500	μA
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V		5			5		pF

(1) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN74LVC2G02 -40°C to 85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	
t <sub>pd</sub>	A or B	Y	3.2	8.9	1	5.4	1	4.9	1	4.4	ns

### Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN74LVC2G02 –40°C to 125°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	3.2	10.9	1	6.4	1	5.9	1	5.4	ns

### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	$V_{CC} = 2.5 V$	$V_{CC} = 3.3 V$	$V_{CC} = 5 V$	UNIT	
	FARAIMETER	TEST CONDITIONS	ТҮР	ТҮР	ТҮР	ТҮР	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	18	18	19	22	pF	




### SN74LVC2G02

SCES194M-APRIL 1999-REVISED NOVEMBER 2013

#### www.ti.com

#### Parameter Measurement Information



B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ .

- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

SCES194M - APRIL 1999-REVISED NOVEMBER 2013

6

## **REVISION HISTORY**

#### Changes from Revision L (January 2007) to Revision M Page Updated document to new TI data sheet format. ..... 1

www.ti.com



9-Sep-2016

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC2G02DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C02 Z	Samples
SN74LVC2G02DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C02 Z	Samples
SN74LVC2G02DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C02 Z	Samples
SN74LVC2G02DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C02Q ~ C02R)	Samples
SN74LVC2G02DCURE4	ACTIVE	VSSOP	DCU	8		TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC2G02DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(C02Q ~ C02R)	Samples
SN74LVC2G02DCUTE4	ACTIVE	VSSOP	DCU	8		TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC2G02YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	CBN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

## PACKAGE OPTION ADDENDUM

9-Sep-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC2G02 :

Enhanced Product: SN74LVC2G02-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G02DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G02DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G02DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G02DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G02YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

29-Jan-2016




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G02DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G02DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G02DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G02DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G02YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




### **MECHANICAL DATA**

MPDS049B - MAY 1999 - REVISED OCTOBER 2002

#### DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. Falls within JEDEC MO-187 variation DA.



DCT (R-PDSO-G8) PLASTIC SMALL OUTLINE Example Board Layout Example Stencil Design (Note C,E) (Note D) - 6x0,65 - 6x0,65 8x0,25-8x1,55 3,40 3,40 Non Solder Mask Defined Pad Example Pad Geometry -0,30 (Note C) 1,60 Example -0,07 Non-solder Mask Opening All Around (Note E) 4212201/A 10/11


NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- A. All linear dimensions are in millimeters. Dimension B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated