

Serially Controlled, Dual 4x2, Clickless Audio/Video Analog Crosspoint Switches

General Description

The MAX4550/MAX4570 serial-interface, programmable, dual 4x2 audio/video crosspoint switches are ideal for multimedia applications. Each device contains two identical crosspoint switch arrays, each with four inputs and two outputs. To improve off-isolation, use the additional crosspoint inputs SA and SB as shunts. Each output is selectively programmable for clickless or regular mode operation. A set of internal resistive voltagedividers supplies DC bias for each output when using AC-coupled inputs. Additionally, four auxiliary outputs control additional circuitry via the MAX4550/MAX4570's 2-wire or 3-wire interface.

The MAX4550/MAX4570 feature 80Ω on-resistance, 10Ω on-resistance matching between channels, 5Ω onresistance flatness, and 0.014% total harmonic distortion. Additionally, they feature off-isolation of at least -110dB in the audio frequency range and -78dB at 4MHz, with -95dB crosstalk in the audio frequency range and -54dB at 4MHz. The MAX4550 uses a 2-wire I²C-compatible serial interface, while the MAX4570 uses a 3-wire SPITM/QSPITM or MICROWIRETM-compatible serial interface. These parts are available in 28-pin SSOP and wide SO packages and are tested over either the commercial (0°C to +70°C) or extended (-40°C to +85°C) operating temperature range.

Applications

Set-Top Boxes PC Multimedia Boards High-End Audio Systems Video Conferencing Systems

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX4550CAI	0°C to +70°C	28 SSOP
MAX4550CWI	0°C to +70°C	28 Wide SO
MAX4550EAI	-40°C to +85°C	28 SSOP
MAX4550EWI	-40°C to +85°C	28 Wide SO
MAX4570CAI	0°C to +70°C	28 SSOP
MAX4570CWI	0°C to +70°C	28 Wide SO
MAX4570EAI	-40°C to +85°C	28 SSOP
MAX4570EWI	-40°C to +85°C	28 Wide SO

I²C is a trademark of Philips Corp. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

Features

- **♦ Selectable Soft Switching Mode for Clickless Audio Operation**
- **♦** 43Ω Typical On-Resistance (±5V Supplies)
- **♦** 5Ω Typical On-Resistance Matching Between Channels
- ♦ 4Ω Typical On-Resistance Flatness
- ♦ 0.014% Total Harmonic Distortion with 1kΩ Load
- → -110dB Off-Isolation at 20kHz -78dB Off-Isolation at 4MHz
- → -95dB Crosstalk at 20kHz -54dB Crosstalk at 4MHz
- ♦ Serial Interface 2-Wire, Fast-Mode, I²C-Compatible (MAX4550) 3-Wire, SPI/QSPI/MICROWIRE-Compatible (MAX4570)
- ♦ Four Auxiliary Outputs that Extend µP Ports
- ♦ Single-Supply Operation: +2.7V to +5.5V Dual-Supply Operation: ±2.7V to ±5.5V

Pin Configuration



Functional Diagram appears at end of data sheet.

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

3V to +6V to +13.2V
.3V to -6V
'+ + 0.3V)
3V to +6V
±10mA
±40mA

Continuous Power Dissipation ($T_A = +7$	
28-Pin SSOP (derate 9.52mW/°C abo	ove +70°C)762mW
28-Pin Wide SO (derate 12.5mW/°C a	above +70°C)1000mW
Operating Temperature Ranges	
MAX4550C_I/MAX4570C_I	0°C to +70°C
MAX4550E_I/MAX4570E_I	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: Signals on NO__, S_, or COM__ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ANALOG ELECTRICAL CHARACTERISTICS—Dual Supplies

 $(V+ = +5V \pm 5\%, V- = -5V \pm 5\%, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS	
ANALOG SWITCHES	•							
Analog Signal Range (Note 3)	V _{NO} , V _{COM} , V _{S_}			V-		V+	V	
On-Resistance	Ron	I _{COM} = 4mA, V _{NO} or V _S = ±3.0V,	T _A = +25°C		43	80	Ω	
OII-Nesistatice	HON	VNO01 VS_ = ±3.0V, V+ = 4.75V, V- = -4.75V	TA = TMIN to TMAX			100	22	
COM to NO or S_ On-Resistance Match Between	ΔRon	I _{COM} = 4mA, V _{NO} or V _S = ±3.0V,	T _A = +25°C		5	10	Ω	
Channels (Note 4)	ΔηΟΝ	V ₁ O ₂ O ₁ V ₂ = ±3.0V, V ₂ = 4.75V, V ₂ = -4.75V	TA = TMIN to TMAX			10	22	
COMto NOor S_ On-Resistance Flatness	ADELATIONS	$\Delta R_{FLAT(ON)} V_{NO} or V_{S} = \pm 3.0 V, 0;$	T _A = +25°C		4	5	Ω	
(Note 5)	Δη-LAT(ON)		TA = TMIN to TMAX			8		
NOor S_Off-Leakage	NO (OFF)	NO_{OFF} $VCOM_ = \pm 4.5V$,	T _A = +25°C	-1	0.01	1	nA	
Current (Note 6)	NO_(OFF)		TA = TMIN to TMAX	-10		10		
COMOff-Leakage Current		loon (OFF)	V_{NO} or $V_{S} = \pm 4.5V$,	T _A = +25°C	-5	0.01	5	nA
(Note 6)	ICOM_(OFF)	VCOM_ = ∓4.5V, V+ = 5.25V, V- = -5.25V TA = TMIN to	TA = TMIN to TMAX	-10		10	IIA	
COMOn-Leakage Current	least (ON)	V_{NO} or V_{S} = floating,	T _A = +25°C	-5	0.01	5	nA	
(Note 6)	ICOM_(ON)	VCOM_ = ±4.5V, V+ = 5.25V, V- = -5.25V	TA = TMIN to TMAX	-20		20	IIA	
AUDIO PERFORMANCE								
Total Harmonic Distortion plus Noise	THD+N	$f_{IN} = 1kHz, R_L = 1k\Omega, V_{NC}$ V_{NO} or $V_{S} = 0$	$_{0}$ or V_{S} = 1 V_{RMS} ,		0.014		%	
Off-Isolation (Note 7)	V _{ISO(A)}	VNO = 1VRMS, fin = 20kHz	Shunt switch on		-110		dB	
	VISO(A)	$R_L = 10k\Omega$, $S = GND$ Shunt switch off			-80		45	
Channel-to-Channel Crosstalk	VCTA(A)	V_{NO} _or V_{S} = 1 V_{RMS} , f_{IN} RL = 10 $k\Omega$, three channels			-95		dB	

ANALOG ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

 $(V+ = +5V \pm 5\%, V- = -5V \pm 5\%, TA = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_{A} = +25^{\circ}C.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
VIDEO PERFORMANCE	-1	1		•			•
Off Inclusion	\/\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\	V _{NO} or V _{S_} = 1 _{VRMS} ,	Shunt switch on		-78		40
Off-Isolation	VISO(V)	$f_{IN} = 4MHz$, $R_L = 1k\Omega$, $S_{\perp} = GND$	Shunt switch off		-63		dB
Channel-to-Channel Crosstalk	V _{CT(V)}	V_{NO} or V_{S} = 1 V_{RMS} , f_{II} R_{L} = 10 Ω , three channels			-54		dB
0.1dB Bandwidth	BW	$R_S = 75\Omega$, $R_L = 1k\Omega$			14		MHz
Off-Capacitance	C _{OFF} (NO)	f _{IN} = 1MHz,			11		pF
DYNAMIC TIMING WITH CLICK	LESS MODE	DISABLED (Note 8)					1
Turn-On Time (Note 9)	tonsd	V _{NO} or V _{S_} = 1.5V, R _L :	= 5kΩ		400	900	ns
Turn-Off Time (Note 9)	toffsd	V _{NO} or V _{S_} = 1.5V, R _L :	= 300Ω		200	500	ns
Break-Before-Make Time	t _{BBM}	V _{NO} or V _{S_} = 1.5V		10	100		ns
DYNAMIC TIMING WITH CLICK	LESS MODE	ENABLED (Note 8, Figure	e 5)	•			•
Turn-On Time	tonse	VNO or Vs_ = 1.5V, RL :	= 5kΩ		36		ms
Turn-Off Time	toffse	V _{NO} or V _{S_} = 1.5V, R _L :	= 300Ω		11		ms
BIAS NETWORKS	-1			•			•
Bias Network Resistance	RBIAS	BIASH to BIASL		13	20	27	kΩ
POWER SUPPLIES	•	•		•			•
Supply Voltage Pange				2.7		5.25	V
Supply Voltage Range	V-			-5.25		0	, v
V+ Supply Current (Note 10)	I+	Reset condition, V+ = 2.7V to 5.25V 7		7	20	μΑ	
V- Supply Current	I-	Reset condition, V- = -5.2	5V to 0			-20	μΑ

ANALOG ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V+ = +5V \pm 5\%, V- = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
ANALOG SWITCHES							
Analog Signal Range (Note 3)	V _{NO} , V _{COM} , V _{S_}			0		V+	V
On-Resistance	Pou	V_{NO} or $V_{S} = 3.0V$,	T _A = +25°C		60	100	Ω
On-nesistance	RON		TA = TMIN to TMAX			130	52
On-Resistance Match Between	ΔRon	I _{COM} _ = 4mA,	T _A = +25°C		5	10	Ω
Channels (Note 4)	ΔηΟΝ	V _{NO} or V _S _ = 3.0V, V+ = 4.75V	T _A = T _{MIN} to T _{MAX}			10	52
On-Resistance Flatness	Dr. 4.	I _{COM} _ = 4mA;	T _A = +25°C		4	10	Ω
(Note 5)	RFLAT	V_{NO} or V_{S} = 1V, 2V, 3V; V+ = 4.75V	TA = TMIN to TMAX			15	22
NOor S_Off-Leakage	Off-Leakage INO (OFF) VCOM = 1V 4 5V	V _{NO} or V _S _= 4.5V, 1V;		-1	0.01	1	nA
Current (Notes 6, 11)			TA = TMIN to TMAX	-10		10	IIIA

ANALOG ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V+ = +5V \pm 5\%, V- = 0, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
COMOff-Leakage Current	loou (OFF	V_{NO} or $V_{S} = 4.5V$, 1V;	T _A = +25°C	-5	0.01	5	nA
(Notes 6, 11)	ICOM_(OFF)	V_{COM} _ = 1V, 4.5V; V+ = 5.25V	$T_A = T_{MIN}$ to T_{MAX}	-10		10	I IIA
COMOn-Leakage Current	loors (orn	V_{NO} or V_{S} = floating; V_{COM} = 1V, 4.5V;	T _A = +25°C	-5	0.01	5	nA
(Notes 6, 11)	ICOM(ON)	$V_{COM} = 1V, 4.5V,$ $V_{+} = 5.25V$	$T_A = T_{MIN}$ to T_{MAX}	-20		20	I IIA
AUDIO PERFORMANCE							
Total Harmonic Distortion plus Noise	THD+N	f_{IN} = 1kHz, R_L = 10k Ω , V_N V_{NO} or V_S = 2.5V	O or VS_= 1V _{RMS} ,		0.014		%
Off-Isolation (Note 7)	Vico(A)	V_{NO} or V_{S} = 1 V_{RMS} , f_{IN}			-105		dB
On-isolation (Note 1)	V _{ISO(A)}	$20kHz$, $R_L = 10kΩ$, $S = GNI$	Shunt switch off		-80		ub
Channel-to-Channel Crosstalk	V _{TC(A)}	V_{NO} or V_{S} = 1 V_{RMS} , find R_{L} = 10 $k\Omega$, three channels			-97		dB
VIDEO PERFORMANCE	1						
Off-Isolation (Note 7)	V _{ISO(V)}	V _{NO} or V _{S_} = 1V _{RMS} , f _{IN}			-74		dB
On isolation (Note 1)	V15O(V)	4MHz, $R_L = 1k\Omega$, $S = GND$	Shunt switch off		-61		ub ub
Channel-to-Channel Crosstalk	V _{TC(V)}	V_{NO} or V_{S} = 1 V_{RMS} , find R_{L} = 10 $k\Omega$, three channels			-52		dB
0.1dB Bandwidth	BW	$R_{SOURCE} = 75\Omega$, $R_L = 1k\Omega$	2		13		MHz
Off-Capacitance	Coff(NO)	$f_{IN} = 1MHz$			11		pF
DYNAMIC TIMING WITH CLICK	LESS MODE	DISABLED (Note 8)					
Turn-On Time (Note 9)	tonsd	V _{NO} or V _{S_} = 1.5V, R _L =			400	900	ns
Turn-Off Time (Note 9)	toffsd	VNO or Vs_= 1.5V, RL =	: 300Ω		160	500	ns
Break-Before-Make Time	tBBM	V_{NO}_{-} or $V_{S}_{-} = 1.5V$		10	100		ns
DYNAMIC TIMING WITH CLICKLESS MODE ENABLED (Note 8, Figure 5)							
Turn-On Time	tonse	V_{NO} or V_{S} = 1.5 V , R_{L} = 5 $k\Omega$			43		ms
Turn-Off Time	toffse	V_{NO} or $V_{S} = 1.5V$, $R_{L} = 300\Omega$		ms			
BIAS NETWORKS	BIAS NETWORKS						
Bias Network Resistance	RBIAS	BIASH to BIASL		13	20	27	kΩ

ANALOG ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V+ = +3V \pm 10\%, V- = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)$ (Note 2)

, , , , , , , , , , , , , , , , , , , ,		,	!	,	,		
PARAMETER	SYMBOL	CONDIT	TONS	MIN	TYP	MAX	UNITS
ANALOG SWITCHES	•						
Analog Signal Range (Note 3)	V _{NO} , V _{COM} , V _{S_}			0		V+	V
On-Resistance	Ron	I _{COM} = 4mA,	T _A = +25°C		106	180	Ω
Off-nesistance	TION	V_{NO} or V_{S} = 1V, V_{+} = 2.7V				220	32

INTERFACE I/O CHARACTERISTICS

(V+ = +2.7V to +5.5V, V- = 0 to -5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
AUXILIARY OUTPUTS							
Output High Voltage	Vou	ISOURCE = 1mA to GND, V+ = 4.75V 4.45 4.65			V		
Output High Voltage	VoH	ISOURCE = 0.5mA to	GND, V+ = 2.7V	2.3	2.5		\ \ \
Custoust Law Voltage	\/-·	I _{SINK} = 6mA, V+ = 2.	.7V		0.5	1.0	V
Output Low Voltage	V _{OL}	I _{SINK} = 12mA, V+ = 4	4.75V		0.5	1.0	V
DIGITAL INPUTS (SCK, DIN, CS	, SCL, SDA)		'			
Lancott I Barlo Maltana	V	V+ > 3.6V		3.0			.,
Input High Voltage	V _{IH}	V+ < 3.6V		2.0			V
land the land Malkania	.,	V+ > 3.6V				8.0	.,
Input Low Voltage	VIL	V+ < 3.6V				0.6	V
Input Hysteresis	V _{HYST}				0.2		V
Input Leakage Current (Note 7)	ILEAK	V _{NO} = 0 or 5V		-1	0.01	1	μΑ
Input Capacitance	C _{NO}				5		pF
DIGITAL OUTPUTS (DOUT, SD.	A)			•			
Outrot Lavy Vallage	1/		V+ = 4.75V			0.4	
Output Low Voltage	Vol	ISINK = 6mA	V+ = 2.7V			0.8 V	V
DOUT Output High Voltage	Voн	ISOURCE = 0.5mA		V+ - 0.5	V+ - 0.1		V
I^2 C TIMING (V+ = +4.75V to +5.2	25V, Figures	1, 2)		'			
SCL Clock Frequency	fscl			DC		400	kHz
Bus Free Time between Stop and Start Condition	tBUF			1.3			μs
STOP Condition Setup Time	tsu:sto			0.6			μs
Data Hold Time	thd:dat			0		0.9	μs
Data Setup Time	tsu:dat			100			ns
Clock Low Period	tLOW			1.3			μs
Clock High Period	tHIGH			0.6			μs
SCL/SDA Rise Time (Note 12)	tR			20 + 0.1Cb		300	ns
SCL/SDA Fall Time (Note 12)	t _F			20 + 0.1Cb		300	ns
SPI TIMING (V+ = +4.75V to +5.	25V, Figures	3, 4)		I			I
Operating Frequency	fop			DC		2.1	MHz
DIN to SCLK Setup	fDS			100			ns
DIN to SCLK Hold	fDH					0	ns
SCLK Fall to Output Data Valid	f _{DO}	C _{LOAD} = 50pF		20		200	ns
CS to SCLK Rise Setup	fcss			100			ns
CS to SCLK Rise Hold	fcsh			0			ns

INTERFACE I/O CHARACTERISTICS (continued)


(V+ = +2.7V to +5.5V, V- = 0 to -5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Pulse Width Low	tcH		200			ns
SCLK Pulse Width High	tcL		200			ns
Rise Time (SCLK, DIN, $\overline{\text{CS}}$)	t _R				2.0	μs
Fall Time (SCLK, DIN, CS)	tF				2.0	μs


- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design. Not subject to production testing.
- **Note 4:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- Note 5: On-resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated temperature, and guaranteed by correlation at TA = +25°C.
- **Note 7:** Off-isolation = $20 \cdot \log (V_{COM} / V_{NO})$, $V_{COM} = \text{output}$, $V_{NO} = \text{input to off switch}$.
- Note 8: All timing is measured from the clock's falling edge preceding the ACK signal for 2-wire, and from CS's rising edge for 3-wire. Turn-Off Time is defined as the output of the switch for 0.5V change, tested with a 300Ω load to ground. Turn-On Time is measured with a 5kΩ load resistor to GND. All timing is shown with respect to 20% of V+ and 70% of V+, unless otherwise noted.
- Note 9: Typical values are for MAX4570 only.
- Note 10: Supply current can be as high as 2mA per switch during switch transitions in the clickless mode, corresponding to 40mA total supply transient current requirement.
- Note 11: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.
- Note 12: Cb = capacitance of one bus line in pF. Tested with Cb = 400pF.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, unless otherwise noted.)$








Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



300

200

3.1

3.9 4.3

V_{SUPPLY} (V)

3.5 3.9 100

10

FREQUENCY (MHz)


0.5 1

-130

ISOLATION

_Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Pin Description

PIN		NAME	FUNCTION
MAX4550	MAX4570	NAME	FUNCTION
1	1	SB	Shunt Input to Crosspoint B. Use for shunt capacitor or AC ground connection to improve off-isolation, or as an additional input to switch matrix B.
2	2	NO3A	Input 3 to Crosspoint A
3	3	NO3B	Input 3 to Crosspoint B
4	4	BIASH	High Side of Bias Network. Use to give the outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).
5	5	BIASL	Low Side of Bias Network. Use to give the outputs a DC bias when inputs are AC-coupled (refer to the <i>Using the Internal Bias Resistors</i> section).
6	6	NO4A	Input 4 to Crosspoint A
7	7	NO4B	Input 4 to Crosspoint B
8, 24	8, 24	V+	Positive Supply Voltage. Supply range is +2.7V to +5.25V. Connect pin 8 to pin 24 externally.
9	9	COM2A	Output 2 of Crosspoint A
10	10	Q0	Auxiliary Output 0
11	11	COM2B	Output 2 of Crosspoint B
12	12	Q1	Auxiliary Output 1
13	_	A0	LSB+1 of 2-Wire Serial-Interface Address Field
_	13	CS	Chip Select of 3-Wire Interface. Logic low on \overline{CS} enables serial data to be clocked in to device. Programming commands are executed on \overline{CS} 's rising edge.
14	_	SCL	2-Wire Serial-Interface Clock Input
_	14	SCLK	3-Wire Serial-Interface Clock Input
15	_	SDA	2-Wire Serial-Interface Data Input. Data is clocked in on SCL's rising edge.
_	15	DIN	3-Wire Serial-Interface Data Input. Data is clocked in on SCLK's rising edge.
16	_	A1	LSB+2 of 2-Wire Serial-Interface Address Field
_	16	DOUT	Data Output of 3-Wire Interface. Input data is clocked out and SCLK's falling edge delayed by 16 clock cycles. DOUT remains active when $\overline{\text{CS}}$ is high.
17	17	Q2	Auxiliary Output 2
18	18	COM1B	Output 1 of Crosspoint A
19	19	Q3	Auxiliary Output 3
20	20	COM1A	Output 1 of Crosspoint A
21	21	GND	Ground
22	22	NO1A	Input 1 to Crosspoint A
23	23	NO1B	Input 1 to Crosspoint B
25	25	V-	Negative Supply Voltage. Supply range is from -5.25V to 0.
26	26	NO2A	Input 2 to Crosspoint A
27	27	NO2B	Input 2 to Crosspoint B
28	28	SA	Shunt Input to Crosspoint A. Use for shunt capacitor or AC ground connection to improve off-isolation, or as an additional input to switch matrix A.

Detailed Description

The MAX4550/MAX4570 are serial-interface, programmable, dual 4x2 audio/video crosspoint switches. Each device contains two independent 4x2 crosspoint switches, controlled through the on-chip serial interface. The MAX4550 uses a 2-wire I²C-compatible serial communications protocol, while the MAX4570 uses a 3-wire SPI/QSPI/MICROWIRE-compatible serial communications protocol.

These ICs include four controllable auxiliary outputs, each capable of sourcing 1mA or sinking 12mA. Also included are four selectable bias-resistor networks (one for each output) for use with AC-coupled input signals. Both devices operate with either $\pm 5 V$ dual supplies or a single +5 V supply, and are optimized for use in the audio frequency range to 20kHz and at video frequencies up to 4MHz. They feature 80Ω on-resistance, 10Ω on-resistance matching between channels, 5Ω on-resistance flatness, and as low as 0.004% total harmonic distortion.

The MAX4550/MAX4570 offer better than -110dB of audio off-isolation, -95dB of audio crosstalk, -78dB of video off-isolation, and -54dB of video crosstalk (4MHz). The SA and SB (shunt) inputs further improve off-isolation, allowing for the addition of external shunt capacitors or the connection of outputs to AC grounds. These devices feature a clickless operation mode for noiseless audio switching. Clickless or standard switching mode is selectable for each individual output using the serial interface.

Applications Information

The MAX4550/MAX4570 are divided into five functional blocks: the control-logic block, two switch-matrix blocks, the bias-resistor block, and the auxiliary-output block (see *Functional Diagram*). The control-logic block accepts commands via the serial interface and uses those commands to control the four remaining blocks.

Command-Byte and Data-Byte Programming

The devices are programmed through their serial interface with a command byte followed by a data byte. Each bit of the command byte selects one of the functional blocks to be controlled by the subsequent data byte. The data byte sets the state of the selected block(s). For the two switch-matrix blocks, the data byte sets the switch state. For the bias-resistor block, the data byte controls which bias network is active. For the auxiliary-output block, the data byte programs the state of the four auxiliary outputs (see *Functional Diagram*).

A logic "1" in any bit position of the data byte makes that function active, while a logic "0" makes it inactive. Tables 1–4 describe the command byte and the corresponding data byte. For example, if bit C4 of the command byte is set, the subsequent data byte programs the state of the auxiliary outputs. If bits D0 and D2 of the subsequent data byte are set, Q0 and Q2 outputs are set high. If more than one bit of the command byte is set, the data byte programs all of the corresponding blocks. This operation is useful, for instance, to simultaneously set both switch matrices to the same configuration. Any block that is not selected in the command byte remains unchanged.

Table 1. Command-Byte Format

BIT	REGISTER
C7	Don't care
C6	Don't care
C5	BIAS/MODE
C4	AUX
C3	COM2B
C2	COM1B
C1	COM2A
C0	COM1A

Table 2. COM Data-Byte Format (C0, C1, C2, C3 = "1")

BIT	DESCRIPTION
D7	Don't care
D6	Don't care
D5	Don't care
D4	Controls the switch connected to S_; 1 = close switch, 0 = open switch.
D3	Controls the switch connected to NO4_; 1 = close switch, 0 = open switch.
D2	Controls the switch connected to NO3_; 1 = close switch, 0 = open switch.
D1	Controls the switch connected to NO2_; 1 = close switch, 0 = open switch.
D0	Controls the switch connected to NO1_; 1 = close switch, 0 = open switch.

Table 3. AUX_ Data-Byte Format (C4 = "1")

BIT	DESCRIPTION
D7	Don't care
D6	Don't care
D5	Don't care
D4	Don't care
D3	Controls output Q3; 1 = set output high, 0 = set output low.
D2	Controls output Q2; 1 = set output high, 0 = set output low.
D1	Controls output Q1; 1 = set output high, 0 = set output low.
D0	Controls output Q0; 1 = set output high, 0 = set output low.

Table 4. Clickless Mode/BIAS_ Data-Byte Format (C5 = "1")

BIT	DESCRIPTION
D7	Controls COM2B clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.
D6	Controls COM1B clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.
D5	Controls COM2A clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.
D4	Controls COM1A clickless mode; 1 = enables clickless mode, 0 = disables clickless mode.
D3	Controls COM2B bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.
D2	Controls COM1B bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.
D1	Controls COM2A bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.
D0	Controls COM1A bias resistors; 1 = connect bias resistors, 0 = disconnect bias resistors.

2-Wire Serial Interface

The MAX4550 uses a 2-wire, fast-mode, I²C-compatible serial interface. This protocol consists of an address byte followed by the command and data bytes. To address a given chip, the A0 and A1 bits in the address byte must duplicate the values present at the A0 and A1 pins of that chip. The rest of the address bits control MAX4550 operation. The command and data-byte details are described in the *Command-Byte and Data-Byte Programming* section.

The 2-wire serial interface requires only two I/O lines of a standard microprocessor port. Figures 1 and 2 detail the timing diagram for signals on the 2-wire bus, and Table 5 details the format of the signals. The MAX4550 is a receive-only device and must be controlled by a bus master device. A bus master device communicates by transmitting the address byte of the slave device over the bus and then transmitting the desired information. Each transmission consists of a start condition, the MAX4550's programmable slave-address byte, a command-byte, a data-byte, and finally a stop condition. The slave device acknowledges the recognition of its address by pulling the SDA line low for one clock period after the address byte is transmitted. The slave device also issues a similar acknowledgment after the command byte and again after the data byte.

Start and Stop Conditions

The bus-master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Slave Address (Address Byte)

The MAX4550 uses an 8-bit-long slave address. To select a slave address, connect A0 and A1 to V+ or GND. The MAX4550 has four possible slave addresses, thus a maximum of four of these devices may share the same 2-bit address bus. The slave device (MAX4550) monitors the serial bus continuously, waiting for a start condition followed by an address byte. When a slave device recognizes its address (10011A₁A₀0), it acknowledges that it is ready for further communication by pulling the SDA line low while SCL is high.

3-Wire Serial Interface

The MAX4570 3-wire serial interface is SPI/QSPI/MICROWIRE-compatible. An active-low chipselect $(\overline{\rm CS})$ input enables the device to receive data from the serial input (DIN). Data is clocked in on the rising edge of the serial-clock (SCLK) signal. A total of 16 bits are needed in each write cycle. Segmented write cycles are allowed (two 8-bit-wide transfers) if $\overline{\rm CS}$ remains low. The first bit clocked into the MAX4550 is the command byte's MSB, and the last bit clocked in is the data byte's LSB. While shifting data, the device remains in its original configuration. After all 16 bits are clocked into the input shift register, a rising edge on $\overline{\rm CS}$ latches the data into the MAX4570 internal registers, initiating the device's change of state.

Table 5. 2-Wire Serial-Interface Data Format

		ADDRESS BYTE								COMMAND BYTE						DATA BYTE												
	A 7	A 6	A 5	A 4	A 3	A 2	A 1	A 0		C 7	C 6	C 5	C 4	C 3	C 2	C 1	C 0		D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
S R T	1	0	0	1	1	A 1	A 0	0	A C K	X	X	B I A S	A U X	C O M 2 B	C O M 1 B	C O M 2 A	C O M 1 A	A C K	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	A C K	S T O P

X = Don't care SRT = Start condition ACK = Acknowledge condition STOP = Stop condition




Figure 1. 2-Wire Serial-Interface Timing Diagram




Figure 2. 2-Wire Serial-Interface Timing Details

Figures 3, 4, and Table 6 show the details of the 3-wire protocol, as it applies to the MAX4570. DOUT is the shift register's output. Data at DOUT is simply the input data delayed by 16 clock cycles, with data appearing synchronous with SCLK's falling edge. Transitions at DIN and SCLK have no effect when $\overline{\text{CS}}$ is high, and DOUT holds the last bit in the shift register.

Daisy Chaining

To program several MAX4570s, "daisy chain" the devices by connecting DOUT of the first device to DIN of the second, and so on. The \overline{CS} pins of all devices are connected together, and data is shifted through the MAX4570s in series. 16 bits of data per device are required for proper programming of all devices. When \overline{CS} is brought high, all devices are updated simultaneously.




Figure 3. 3-Wire Serial-Interface Communication




Figure 4. 3-Wire Serial-Interface Timing Details

Table 6. 3-Wire Serial-Interface Data Format

COMMAND BYTE										DATA BYTE							
MSB															LSB		
C7	C6	C5	C4	C3	C2	C1	C0	D7	D6	D5	D4	D3	D2	D1	D0		
Х	Х	BIAS	AUX	COM2B	COM1B	COM2A	COM1A	D7	D6	D5	D4	D3	D2	D1	D0		

X = Don't care

Addressable Serial Interface

To program several MAX4570s individually using a single processor, connect DIN of each MAX4570 together and control \overline{CS} on each MAX4570 separately. To select a particular device, drive the corresponding \overline{CS} low, clock in the 16-bit command, then drive \overline{CS} high and execute the command. Typically, only one MAX4570 is addressed at a time.

Improving Off-Isolation

To improve off-isolation, connect the SA or SB input to ground either directly (DC ground) or through capacitors (AC ground). Closing SA or SB effectively grounds the unused outputs.

Using the Internal Bias Resistors

Use the internal bias-resistor networks to give the switch outputs a DC bias when the switch terminals are AC coupled. Programming of the switches that connect the bias resistors to the outputs is accomplished via bit C5 of the command byte. Connect the BIASH and BIASL inputs to DC levels (for example, V+ and GND), and activate the switch connecting the appropriate output. This applies a voltage midway between VBIASH and VBIASL to the output (refer to Tables 1, 4, and the Functional Diagram).

Using the Auxiliary Outputs

The four auxiliary outputs provide a way to control external circuitry, such as LEDs or other DC loads, through the serial interface. Program these outputs via bit C4 of the command byte. Each output is capable of sourcing 1mA or sinking 12mA. They are programmed through the command byte and data byte (refer to Tables 1, 3, and the *Functional Diagram*).


Clickless Switching

Audible switching transients ("clicks") are eliminated in this mode of operation. When an output is configured as "clickless," the gate signal of the switches connected to that output are controlled with slow-moving voltages. As a result, the output slew rates are significantly reduced. Program clickless operation via bit C5 of the command byte (refer to Tables 1, 4, and the *Functional Diagram*). Each operating switch may draw as much as 2mA during transition.


Power-Up State

The MAX4550/MAX4570 feature a preset power-up state. Upon power-up, COM1A and COM2A are connected to SA, COM1B and COM2B are connected to SB, all outputs are set to clickless mode, all bias-resistor networks are disconnected from the outputs, and all auxiliary outputs are low. All other switches are open.

Functional Diagram



_Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.