

GAL[®]26V12 Device Datasheet

September 2010

All Devices Discontinued!

Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.


The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status.

Product Line	Ordering Part Number	Product Status	Reference PCN
	GAL26V12C-10LP		
	GAL26V12C-15LP		
	GAL26V12C-20LP		
	GAL26V12C-10LPI		<u>PCN#06-07</u>
	GAL26V12C-15LPI		
	GAL26V12C-20LPI		
GAL26V12	GAL26V12C-7LJ	Discontinued	
	GAL26V12C-10LJ		
	GAL26V12C-15LJ		
	GAL26V12C-20LJ		PCN#13-10
	GAL26V12C-10LJI]	
	GAL26V12C-15LJI]	
	GAL26V12C-20LJI		



GAL26V12

High Performance E²CMOS PLD Generic Array Logic™



Copyright ©2000 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. Generic Array Logic is a trademark of Lattice Semiconductor Corp. The specifications herein are subject to change without notice.

0/0/1 0/0/1 0/0/2

LATTICE SEMICONDUCTOR CORP., 5555 N.E. Moore Ct., Hillsboro, Oregon 97124 U.S.A. Tel. (503) 268-8000 or 1-800-LATTICE; FAX (503) 268-8556

November 2000

1/0/Q

15 1 I/O/Q

ΠĘ

ъĒ




Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	Ordering #	Package
7.5	6	4.5	130	GAL26V12C-7LJ	28-Lead PLCC
10	7	7	130	GAL26V12C-10LP1	28-Pin Plastic DIP
			130	GAL26V12C-10LJ	28-Lead PLCC
15	10	8	105	GAL26V12C-15LP1	28-Pin Plastic DIP
			105	GAL26V12C-15LJ	28-Lead PLCC
20	12	12	105	GAL26V12C-20LP1	28-Pin Plastic DIP
			105	GAL26V12C-20LJ	28-Lead PLCC

Industrial Grade Specifications


Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
10	7	7	150	GAL26V12C-10LPI	28-Pin Plastic DIP
			150	GAL26V12C-10LJI	28-Lead PLCC
15	10	8	150	GAL26V12C-15LPI1	28-Pin Plastic DIP
			150	GAL26V12C-15LJI	28-Lead PLCC
20	12	12	150	GAL26V12C-20LPI1	28-Pin Plastic DIP
			150	GAL26V12C-20LJI	28-Lead PLCC

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.





The GAL26V12 has a variable number of product terms per OLMC. Of the ten available OLMCs, four OLMCs have access to eight product terms (pins 15, 16, 26 and 27), two have ten product terms (pins 17 and 25), two have twelve product terms (pins 18 and 24), two have fourteen product terms (pins 19 and 23), and two OLMCs have sixteen product terms (pins 20 and 22). In addition to the product terms available for logic, each OLMC has an additional product-term dedicated to output enable control.



The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low.

In the registered mode configuration the clock source for the register can be selected. The two clock options, CLK1 and CLK2, originate from input pin1 and pin4 respectively.

The GAL26V12 has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registers to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen.

Each of the Macrocells of the GAL26V12 has two primary functional modes: registered, and combinatorial I/O. The modes and the output polarity are set by four architecture bits (S0, S1, S2 and S3), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the following page.

REGISTERED MODE

In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each OLMC, and can therefore be defined by a logic equation.


There are two options for the feedback of the registered mode -- internal /Q feedback and I/O pin feedback. The D flip-flop's /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array. Similarly the I/O pin feedback with both true and complement input to the AND array. The resulting polarity depends on the input polarity selection as well as the registered I/O output polarity configuration.

COMBINATORIAL MODE

In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O).

In combinatorial mode there are also two options for the feedback. The first feedback option into the AND array is from the I/O pin side of the output buffer. Both polarities (true and inverted) of the pin are fed back into the AND array. The second option is to drive the feedback from /Q of the buried register. This option provides the combinatorial output with the ability to register the feedback of the same combinatorial output.









Specifications **GAL26V12**

Select devices have been discontinued.

OMBINATORIAL MODE









Specifications **GAL26V12**





Supply voltage V _{cc}	0.5 to +7V
Input voltage applied	2.5 to V _{cc} +1.0V
Off-state output voltage applied	2.5 to V _{cc} +1.0V
Storage Temperature	65 to 150°C

Ambient Temperature with

Power Applied-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum" Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Commercial Devices:

Ambient Temperature (T _A)	0 to +75°C
Supply voltage (V _{cc})	
with Respect to Ground	+4.75 to +5.25V

Industrial Devices:

Ambient Temperature (T_{A})	–40 to 85°C
Supply voltage (V _{cc})	
with Respect to Ground	+4.5 to +5.5V

								ŋg
Over Recommended Operating Conditions (Unless Otherwise Specified)							П	
SYMBOL	PARAMETER	CONDITION		MIN.	TYP.⁴	MAX.	UNITS	nform
VIL	Input Low Voltage			Vss – 0.5	—	0.8	V	mation
V ΙΗ	Input High Voltage			2.0	—	Vcc+1	V	Ö
IL1	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$		_	_	-10	μΑ	าร
Ін	Input or I/O High Leakage Current	3.5V ≤ V IN ≤ V CC		_	_	10	μΑ	
VOL	Output Low Voltage	IoL = MAX. Vin = VIL or	VIH	_	—	0.5	V	ectio
Vон	Output High Voltage	IOH = MAX. Vin = VIL or	VIH	2.4	_	_	V	n
IOL	Low Level Output Current			_	—	16	mA	for
ЮН	High Level Output Current			_	—	-3.2	mA	
OS ²	Output Short Circuit Current	V oc = 5 V V out = 0.5 V	$T_A = 25^{\circ}C$	-30	_	-130	mA	õ
СОММЕ	RCIAL							product
CC ³	Operating Power VIL = 0.5V VIII =	= 3.0V ftoggle = 15MHz	-7/-10	—	90	130	mA	
	Supply Current Outputs Open		-15/-20	—	75	105	mA	ita
INDUST	RIAL							status
ICC ³	Operating Power $V_{IL} = 0.5V$ $V_{IH} =$ Supply CurrentOutputs Open	= 3.0V ftoggle = 15MHz	-10/-15/-20	—	110	150	mA	

1) The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Guaranteed but not 100% tested.

3) Icc specified for a ten-bit binary counter pattern.

4) Typical values are at Vcc = 5V and $T_A = 25 \degree C$



Specifications **GAL26V12C Commercial**

			-	-7		-10		-15		-20	
PARAM.	COND.1	DESCRIPTION		MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	А	Input or I/O to Combinatorial Output	_	7.5	-	10	_	15	_	20	ns
t co	А	Clock to Output Delay	—	4.5	_	7		8	_	12	ns
t cf ²	_	Clock to Feedback Delay	_	2	_	2.5		2.5	_	10	ns
t su1	_	Setup Time, Input or Fdbk before Clk↑	6	_	7		10	_	12		ns
t su2	_	Synch. Preset before Clk↑	5.5	_	6.5	-	10		12	—	ns
t h	_	Hold Time, Input or Feedback after Clock↑	0	F	0		0		0	-	ns
	А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	95.2	L	71.4	_	55.5		41.6		MHz
f max ³	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	125.0		105.2		80.0		45.4	_	MHz
	A	Maximum Clock Frequency with No Feedback	142.8	-	125		83.3	_	62.5	_	MHz
t wh	_	Clock Pulse Duration, High	3.5	-	4		6	_	8	_	ns
twl	_	Clock Pulse Duration, Low	3.5	K	4	-	6	_	8	_	ns
t en	В	Input or I/O to Output Enabled		7.5	—	10	-	15	_	20	ns
t dis	С	Input or I/O to Output Disabled	_	7.5	_	10	_	15	_	20	ns
t ar	А	Input or I/O to Asynch, Reset of Register	-	9	_	13	_	20	_	20	ns
t arw	_	Asynchronous Reset Pulse Duration	6	_	8	_	10	_	15	_	ns
t arr	_	Asynch. Reset to Clock Recovery Time	5	_	8	_	10	_	15	_	ns
t spr		Synch. Preset to Clock Recovery Time	5	_	8	_	10	_	12	_	ns

Over Recommended Operating Conditions

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to fmax Description section.

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{cc} = 5.0V, V_1 = 2.0V$
C _{I/O}	I/O Capacitance	8	pF	$V_{\rm CC} = 5.0 V, V_{\rm I/O} = 2.0 V$

*Guaranteed but not 100% tested.



Specifications **GAL26V12C Commercial**

	RAM TEST DESCRIPTION		-1	0	-1	5	-20		
PARAM.	COND. ¹		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	А	Input or I/O to Combinatorial Output	-	10	—	15	_	20	ns
t co	А	Clock to Output Delay	_	7		8		12	ns
t cf ²	-	Clock to Feedback Delay	-	2.5		2.5		10	ns
t su1	_	Setup Time, Input or Fdbk before Clk↑	7	—	10	_	12		ns
t su2	_	Synch. Preset before Clk↑	6.5		10	-	12	_	ns
t h	—	Hold Time, Input or Feedback after Clock	0		0		0	-	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	71.4	_	55.5	-	41.6		MHz
f max ³	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	105.2	_	80.0		45.4	-	MHz
	A	Maximum Clock Frequency with No Feedback	125.0	-	83.3	_	62.5	-	MHz
t wh	_	Clock Pulse Duration, High	4	-	6	_	8	_	ns
twi	_	Clock Pulse Duration, Low	4	-	6	_	8	_	ns
t en	В	Input or I/O to Output Enabled	-	10	_	15	_	20	ns
t dis	С	Input or I/O to Output Disabled	-	10	_	15		20	ns
t ar	А	Input or I/O to Asynch, Reset of Register	_	13	_	20		20	ns
t arw	_	Asynchronous Reset Pulse Duration	8	_	10	_	15	_	ns
t arr	_	Asynch. Reset to Clock Recovery Time	8	_	10	_	15	-	ns
t spr		Synch. Preset to Clock Recovery Time	8	_	10	_	12	-	ns

Over Recommended Operating Conditions

1) Refer to Switching Test Conditions section.


2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to fmax Description section.

SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{\rm CC} = 5.0 V, V_{\rm I} = 2.0 V$
C _{i/o}	I/O Capacitance	8	pF	$V_{\rm cc} = 5.0 V, V_{\rm I/O} = 2.0 V$


*Guaranteed but not 100% tested.








fmax DESCRIPTIONS




fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax With No Feedback

Note: fmax with no feedback may be less than 1/twh + twl. This is to allow for a clock duty cycle of other than 50%.



fmax with Internal Feedback 1/(tsu+tcf)


Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	2 <mark>ns</mark> 10% – <mark>90</mark> %
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure)

Test Condition		R1	R2	C∟
Α		300Ω	390Ω	50pF
В	Active High	×	390Ω	50pF
	Active Low	300Ω	390Ω	50pF
С	Active High	×	390Ω	5pF
	Active Low	300Ω	390Ω	5pF



*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



An electronic signature is provided in every GAL26V12 device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

A security cell is provided in every GAL26V12 device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

GAL26V12 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential for latch-up caused by negative input undershoots. Additionally, outputs are designed with n-channel pull-ups instead of the traditional p-channel pull-ups in order to eliminate latch-up due to output overshoots.

GAL devices are programmed using a Lattice-approved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle. When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

The GAL26V12 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.


GAL26V12 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.



Circuitry within the GAL26V12 provides a reset signal to all reg-4.0 Vcc isters during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1µs MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed CLK polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The INTERNAL Internal Register timing diagram for power-up is shown below. Because of the REGISTER set to Logic "0" Q - OUTPUT asynchronous nature of system power-up, some conditions must be met to guarantee a valid power-up reset of the GAL26V12. First, the VCC rise must be monotonic. Second, the clock input ACTIVE LOW Device Pin OUTPUT REGISTER to Logic "1 must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and ACTIVE HIGH Device Pin Reset to Logic "0" feedback path setup times have been met. The clock must also meet the minimum pulse width requirements. Output PIN PIN Data Feedback Včc Vcc Tri-State Control Vcc Vcc ESD Protectio Circuit Output 2 PIN Data PIN ESD Protection Feedback Circuit (To Input Buffer) Output Input



TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS



See Ordering Information section for product status. Select devices have been discontinued

Specifications **GAL26V12**





Select devices have been discontinued. See Ordering Information section for product status.