

Gate Driver Providing Galvanic isolation Series

Isolation voltage 2500Vrms 1ch Gate Driver Providing Galvanic Isolation

BM6101FV-C

General Description

The BM6101FV-C is a gate driver with isolation voltage 2500Vrms, I/O delay time of 350ns, and minimum input pulse width of 180ns, and incorporates the fault signal output functions, undervoltage lockout (UVLO) function, thermal protection function, and short current protection (SCP, DESAT) function.

Features

- Providing Galvanic Isolation
- Active Miller Clamping
- Fault signal output function (Adjustable output holding time)
- Undervoltage lockout function
- Thermal protection function
- Short current protection function (Adjustable reset time)
- Soft turn-off function for short current protection (Adjustable turn-off time)
- Supporting Negative VEE
- UL1577 Recognized:File No. E356010
- AEC-Q100 Qualified^(Note 1)
 (Note 1:Grade1)

Key Specifications

Isolation voltage: 2500Vrms(Max.)
 Maximum gate drive voltage: 24V(Max.)
 I/O delay time: 350ns(Max.)
 Minimum input pulse width: 180ns(Max.)

●Package SSOP-B20W W(Typ.) x D(Typ.) x H(Max.) 6.50mm x 8.10mm x 2.01mm



Applications

- Automotive isolated IGBT/MOSFET inverter gate drive
- Automotive DC-DC converter
- Industrial inverters system
- UPS system

Typical Application Circuits




Figure 1. For using 4-pin IGBT (for using SCP function)




Figure 2. For using 3-pin IGBT (for using DESAT function)

Recommended range of external constants

| Pin Name | Cumbal | Recommended Value | | | Unit | |
|----------|---------|-------------------|------|------|-------|--|
| Pin Name | Symbol | Min. | Тур. | Max. | Offic | |
| FLTRLS | CFLTRLS | - | 0.01 | 0.47 | uF | |
| FLINLS | RFLTRLS | 50 | 200 | 1000 | kΩ | |
| VREG | CVREG | 1.0 | 3.3 | 10.0 | uF | |
| VCC1 | Cvcc1 | 0.1 | 1.0 | - | uF | |
| VCC2 | Cvcc2 | 0.33 | - | - | uF | |

●Pin Configuration




Figure 3. Pin configuration

●Pin Description

| Pin No. | Pin Name | Function |
|---------|----------|---|
| 1 | VTSIN | Thermal detection pin |
| 2 | VEE2 | Output-side negative power supply pin |
| 3 | GND2 | Output-side ground pin |
| 4 | SCPIN | Short current detection pin |
| 5 | OUT2 | MOS FET control pin for Miller Clamp |
| 6 | VREG | Power supply pin for driving MOS FET for Miller Clamp |
| 7 | VCC2 | Output-side positive power supply pin |
| 8 | OUT1 | Output pin |
| 9 | VEE2 | Output-side negative power supply pin |
| 10 | PROOUT | Soft turn-off pin |
| 11 | GND1 | Input-side ground pin |
| 12 | NC | No Connect |
| 13 | INB | Invert / non-invert selection pin |
| 14 | FLTRLS | Fault output holding time setting pin |
| 15 | VCC1 | Input-side power supply pin |
| 16 | FLT | Fault output pin |
| 17 | INA | Control input pin |
| 18 | ENA | Input enabling signal input pin |
| 19 | TEST | Mode setting pin |
| 20 | GND1 | Input-side ground pin |

Description of pins and cautions on layout of board

1) VCC1 (Input-side power supply pin)

The VCC1 pin is a power supply pin on the input side. To suppress voltage fluctuations due to the current to drive internal transformers, connect a bypass capacitor between the VCC1 and the GND1 pins.

2) GND1 (Input-side ground pin)

The GND1 pin is a ground pin on the input side.

3) VCC2 (Output-side positive power supply pin)

The VCC2 pin is a positive power supply pin on the output side. To reduce voltage fluctuations due to OUT1 pin output current and due to the current to drive internal transformers, connect a bypass capacitor between the VCC2 and the GND2 pins.

4) VEE2 (Output-side negative power supply pin)

The VEE2 pin is a power supply pin on the output side. To suppress voltage fluctuations due to OUT1 pin output current and due to the current to drive internal transformers, connect a bypass capacitor between the VEE2 and the GND2 pins. To use no negative power supply, connect the VEE2 pin to the GND2 pin.

5) GND2 (Output-side ground pin)

The GND2 pin is a ground pin on the output side. Connect the GND2 pin to the emitter / source of a power device.

6) IN (Control input terminal)

The IN pin is a pin used to determine output logic.

| ENA | INB | INA | OUT1 |
|-----|-----|-----|------|
| Н | X | X | L |
| L | L | L | L |
| L | L | Н | Н |
| L | Н | L | Н |
| L | Н | Н | L |

7) FLT (Fault output pin)

The FLT pin is an open drain pin used to output a fault signal when a fault occurs (i.e., when the undervoltage lockout function (UVLO), short current protection function (SCP) or thermal protection function is activated).

This pin is I/O pin and if L voltage is externally input, the output is set to L status regardless of other input logic. Consequently, be sure to connect the pull-up resistor between VCC1 pin and the FLT pin even if this pin is not used.

| Pin | FLT |
|---|------|
| While in normal operation | Hi-Z |
| When an Fault occurs | ĺ |
| (When UVLO, SCP or thermal protection is activated) | L |

8) FLTRLS (Fault output holding time setting pin)

The FLTRLS pin is a pin used to make setting of time to hold a Fault signal. Connect a capacitor between the FLTRLS pin and the GND1 pin, and a resistor between it and the VCC1 pin.

The Fault signal is held until the FLTRLS pin voltage exceeds a voltage set with the VFLTRLS parameter. To set holding time to 0 ms, do not connect the capacitor. Short-circuiting the FLTRLS pin to the VCC1 pin will cause a high current to flow in the FLTRLS pin and, in an open state, may cause the IC to malfunction. To avoid such trouble, be sure to connect a resistor between the FLTRLS and the VCC1 pins.

9) OUT1 (Output pin)

The OUT1 pin is a pin used to drive the gate of a power device.

10) OUT2 (MOS FET control pin for Miller Clamp)

The OUT2 pin is a pin for controlling the external MOS switch for preventing increase in gate voltage due to the miller current of the power device connected to OUT1 pin.

11) VREG (Power supply pin for driving MOS FET for Miller Clamp)

The VREG pin is a power supply pin for driving MOS FET for Miller Clamp. Be sure to connect a capacitor between VREG pin and VEE2 pin for preventing the oscillation and to reduce voltage fluctuations due to OUT2 pin output current.

12) PROOUT (Soft turn-off pin)

The PROOUT pin is a pin used to put the soft turn-off function of a power devise in operation when the SCP function is activated. This pin combines with the gate voltage monitoring pin for Miller Clamp.

13) SCPIN (Short current detection pin)

The SCPIN pin is a pin used to detect current for short current protection. When the SCPIN pin voltage exceeds a voltage set with the VSCDET parameter, the SCP function will be activated. This may cause the IC to malfunction in an open state. To avoid such trouble, short-circuit the SCPIN pin to the GND2 pin if the short current protection is not used. In order to prevent the wrong detection due to noise, the noise mask time tscpmsk is set.

14) VTSIN (Thermal detection pin)

The VTSIN pin is a temperature sensor voltage input pin, which can be used for thermal protection of an output device. If VTSIN pin voltage becomes VTSDET or less, OUT pin is set to L. In the open status, the IC may malfunction, so be sure to supply the VTSPIN more than V_{TSDET} if the thermal protection function is not used. In order to prevent the wrong detection due to noise, the noise mask time t_{TSMSK} is set.

15) TEST(Mode setting pin)

The TEST pin is an operation mode setting pin. This pin is usually connected to GND1 pin. If the TEST pin is connected to the VCC1 pin, Input-side UVLO function is disabled.

Description of functions and examples of constant setting

1) Miller Clamp function

When OUT1=L and PROOUT pin voltage < V_{OUT2ON}, H is output from OUT2 pin and the external MOS switch is turned ON. When OUT1=H, L is output from OUT2 pin and the external MOS switch is turned OFF. While the short-circuit protection function is activated, L is output from OUT2 pin and the external MOS switch is turned OFF.

| Short current | SCPIN | IN | PROOUT | OUT2 |
|---------------|----------------------------------|----|-----------------------------------|------|
| Detected | Not less than V _{SCDET} | Х | X | L |
| | X | L | Not less than V _{OUT2ON} | Hi-Z |
| Not detected | Х | L | Not more than V _{OUT2ON} | Н |
| | Х | Н | Х | L |




Figure 4. Block diagram of Miller Clamp function




Figure 5. Timing chart of Miller Clamp function

2) Fault status output

This function is used to output a fault signal from the FLT pin when a fault occurs (i.e., when the undervoltage lockout function (UVLO), short current protection function (SCP) or thermal protection function is activated) and hold the Fault signal until the set Fault output holding time is completed. The Fault output holding time tfltrls is given as the following equation with the settings of capacitor Cfltrls and resistor Rfltrls connected to the FLTrls pin. For example, when Cfltrls is set to 0.01μ F and Rfltrls is set to $200k\Omega$, the holding time will be set to 2 ms.

tfltrls [ms]= Cfltrls [μ F]•Rfltrls [k Ω]

To set the fault output holding time to "0" ms, only connect the resistor RFLTRLS.

| Status | FLT pin | | | |
|--------------|---------|--|--|--|
| Normal | Hi-Z | | | |
| Fault occurs | L | | | |




Figure 6. Fault Status Output Timing Chart

Figure 7. Fault Output Block Diagram

3) Undervoltage Lockout (UVLO) function

The BM6101FV-C incorporates the undervoltage lockout (UVLO) function both on the low and the high voltage sides. When the power supply voltage drops to the UVLO ON voltage, the OUT pin and the FLT pin both will output the "L" signal. When the power supply voltage rises to the UVLO OFF voltage, these pins will be reset. However, during the fault output holding time set in "2) Fault status output" section, the OUT pin and the FLT pin will hold the "L" signal. In addition, to prevent malfunctions due to noises, mask time tuvloimsk and tuvloimsk are set on both low and high voltage sides.




Figure 9. Output-side UVLO Operation Timing Chart

4) Short current protection function (SCP. DESAT)

When the SCPIN pin voltage exceeds a voltage set with the VSCDET parameter, the SCP function will be activated. When the SCP function is activated, the OUT1 pin voltage will be set to the "Hi-Z" level first, and then the PROOUT pin voltage to the "L" level (soft turn-off).Next, after t_{STO} has passed after the short-circuit current falls below the threshold value, OUT pin becomes L and PROOUT pin becomes L. Finally, when the fault output holding time set in "2) fault status output" section on page 5 is completed, the SCP function will be released.

When OUT1=L or Hi-Z, internal MOSFET connected to SCPIN pin turns ON to discharge CBLANK. When OUT1=H, internal MOSFET connected to SCPIN turns OFF.

 $V_{\text{COLLECTOR}}/V_{\text{DRAIN}}$ which Desaturation Protection starts operation (V_{DESAT}) and the blanking time (t_{BLANK}) can be calculated by the formula below;

$$\begin{split} V_{DESAT} \big[V \big] &= V_{SCDET} \bullet \frac{R3 + R2}{R3} - V_{F_D} \\ V_{CC2_{MIN}} \big[V \big] &> V_{SCDET} \bullet \frac{R3 + R2 + R1}{R3} \\ t_{BLANKoutemal} \big[s \big] &= -\frac{R2 + R1}{R3 + R2 + R1} \bullet R3 \bullet (C_{BLANK} + 27 \bullet 10^{-12}) \bullet \ln(1 - \frac{R3 + R2 + R1}{R3} \bullet \frac{V_{SCDET}}{V_{CC2}}) + 0.65 \bullet 10^{-6} \end{split}$$

| ., | | Reference Value | | | |
|--------|-------|-----------------|--------|--|--|
| VDESAT | R1 | R1 R2 | | | |
| 4.0V | 15 kΩ | 39 kΩ | 6.8 kΩ | | |
| 4.5V | 15 kΩ | 43 kΩ | 6.8 kΩ | | |
| 5.0V | 15 kΩ | 36 kΩ | 5.1 kΩ | | |
| 5.5V | 15 kΩ | 39 kΩ | 5.1 kΩ | | |
| 6.0V | 15 kΩ | 43 kΩ | 5.1 kΩ | | |
| 6.5V | 15 kΩ | 62 kΩ | 6.8 kΩ | | |
| 7.0V | 15 kΩ | 68 kΩ | 6.8 kΩ | | |
| 7.5V | 15 kΩ | 82 kΩ | 7.5 kΩ | | |
| 8.0V | 15 kΩ | 91 kΩ | 8.2 kΩ | | |
| 8.5V | 15 kΩ | 82 kΩ | 6.8 kΩ | | |
| 9.0V | 15 kΩ | 130 kΩ | 10 kΩ | | |
| 9.5V | 15 kΩ | 91 kΩ | 6.8 kΩ | | |
| 10.0V | 15 kΩ | 130 kΩ | 9.1 kΩ | | |






Figure 10. Block Diagram for DESAT



*7: "2) Fault status output" section on page 5

Figure 11. SCP Operation Timing Chart



 $t_{\text{comp_delay}}$: Detection delay time of internal comparator

Figure 12. DESAT sequence




Figure 13. SCP Operation Status Transition Diagram





Figure 14. Block Diagram for SCP

5) I/O condition table

| 3) | 7.0 Condition table | | | | Inpu | t | | | | | Output | | | | |
|-----|---------------------------------|------|------|-----|----------|-----|-----|-------------|-------|--------|------------------|------------------|--------|-------------|--|
| No. | Status | VCC1 | VCC2 | > H | 00 P - Z | FLT | EZA | I N B | I N A | PROOUT | O U T 1 | O U T 2 | PROOUT | F L T | |
| 1 | SCP | Х | Х | Х | Н | Χ | Х | Х | Х | Χ | Hi-Z | L | L | L | |
| 2 | VCC1UVLO | UVLO | X | Χ | L | Χ | Χ | Χ | Х | Н | L | Hi-Z | Hi-Z | L | |
| 3 | VCCTOVLO | UVLO | Х | Х | L | Χ | Χ | Х | Х | L | L | Н | Hi-Z | L | |
| 4 | VCC2UVLO | Х | UVLO | Χ | L | Χ | Χ | Χ | Х | Н | L | Hi-Z | Hi-Z | L | |
| 5 | VCC2UVLO | Х | UVLO | Х | L | Х | Χ | Х | Х | L | L | Н | Hi-Z | L | |
| 6 | Thermal protection | 0 | 0 | L | L | Χ | Χ | Х | Χ | Н | L | Hi-Z | Hi-Z | L | |
| 7 | Thermal protection | 0 | 0 | L | L | Χ | Χ | Χ | Χ | L | L | Н | Hi-Z | L | |
| 8 | FLT external input | 0 | 0 | Н | L | L | Χ | Χ | Χ | Н | L | Hi-Z | Hi-Z | Hi-Z | |
| 9 | 1 LT external input | 0 | 0 | Н | L | L | Χ | Χ | Х | L | L | Н | Hi-Z | Hi-Z | |
| 10 | Disable | 0 | 0 | Н | L | Н | Н | Χ | Х | Н | L | Hi-Z | Hi-Z | Hi-Z | |
| 11 | Disable | 0 | 0 | Н | L | Н | Н | Χ | Χ | L | L | Н | Hi-Z | Hi-Z | |
| 12 | Non-invert operation | 0 | 0 | Н | L | Н | L | L | L | Н | L | Hi-Z | Hi-Z | Hi-Z | |
| 13 | L input | 0 | 0 | Н | L | Н | L | L | L | L | L | Н | Hi-Z | Hi-Z | |
| 14 | Non-invert operation H input | 0 | 0 | Ι | ا | Ι | Ш | L | Н | X | Н | L | Hi-Z | Hi-Z | |
| 15 | Invert operation L input | 0 | 0 | Н | L | Н | L | Н | L | Х | Н | L | Hi-Z | Hi-Z | |
| 16 | Invert operation H | 0 | 0 | Н | L | Н | L | Н | Н | Н | L | Hi-Z | Hi-Z | Hi-Z | |
| 17 | input | 0 | 0 | Н | L | Н | L | Н | Н | L | L | Н | Hi-Z | Hi-Z | |

O: VCC1 or VCC2 > UVLO, X:Don't care

6) Power supply startup / shutoff sequence



----: Since the VCC2 to VEE2 pin voltage is low and the output MOS does not turn ON, the output pins become Hi-Z conditions.

-----: Since the VCC1 pin voltage is low and the FLT output MOS does not turn ON, the output pins become Hi-Z conditions.

Figure 15. Power supply startup / shutoff sequence

● Absolute Maximum Ratings

| Parameter | Symbol | Limits | Unit |
|---|---------------------|--|------|
| Input-side supply voltage | V _{CC1} | -0.3 to +7.0 ^{*1} | V |
| Output-side positive supply voltage | V _{CC2} | -0.3 to +30.0*2 | V |
| Output-side negative supply voltage | V _{EE2} | -15.0 to +0.3 ^{*2} | V |
| Maximum difference between output-side positive and negative voltages | V _{MAX2} | 36.0 | V |
| INA, INB, ENA pin input voltage | VIN | -0.3 to +VCC1+0.3 or 7.0*1 | V |
| FLT pin input voltage | V _{FLT} | -0.3 to +VCC1+0.3 or 7.0 ^{*1} | V |
| FLTRLS pin input voltage | V _{FLTRLS} | -0.3 to +VCC1+0.3 or 7.0*1 | V |
| VTSIN pin input voltage | V _{VTSIN} | -0.3 to +10.0 ^{*2} | V |
| SCPIN pin input voltage | V _{SCPIN} | -0.3 to +10.0 ^{*2} | V |
| VREG pin output current | I _{VREG} | 10 | mA |
| OUT1 pin output current (DC) | lout1 | 0.4*3 | Α |
| OUT1 pin output current (Peak 1us) | lout1peak | 5.0 | Α |
| OUT2 pin output current (DC) | Іоит2 | 0.1*3 | Α |
| OUT2 pin output current (Peak 1us) | Іоит2реак | 1 | Α |
| PROOUT pin output current | I _{PROOUT} | 0.2*3 | Α |
| FLT output current | I _{FLT} | 10 | mA |
| Power dissipation | Pd | 1.19*4 | W |
| Operating temperature range | Topr | -40 to +125 | °C |
| Storage temperature range | T _{stg} | -55 to +150 | °C |
| Junction temperature | T _{jmax} | +150 | °C |

Relative to GND1.

Recommended Operating Ratings

| Parameter | Symbol | Min. | Max. | Units |
|---|-----------------------|------|------|-------|
| Input-side supply voltage | V _{CC1} *5 | 4.5 | 5.5 | ٧ |
| Output-side positive supply voltage | V _{CC2} *6 | 14 | 24 | V |
| Output-side negative supply voltage | V _{EE2} *6 | -12 | 0 | V |
| Maximum difference between output-side positive and negative voltages | V _{MAX2} | 14 | 32 | V |
| VTSIN pin input voltage | V _{VTSIN} *6 | 0 | 5 | V |

^{*5} Relative to GND1. *6 Relative to GND2.

Insulation related characteristics

| Parameter | Symbol | Characteristic | Units |
|---|------------------|------------------|-------|
| Insulation Resistance (V _{IO} =500V) | Rs | >10 ⁹ | Ω |
| Insulation Withstand Voltage / 1min | V _{ISO} | 2500 | Vrms |
| Insulation Test Voltage / 1sec | V _{ISO} | 3000 | Vrms |

^{*2} *3 Relative to GND2. Should not exceed Pd and Tj=150°C.

^{*4} Derate above Ta=25°C at a rate of 9.5mW/°C. Mounted on a glass epoxy of 70 mm × 70 mm × 1.6 mm.

●Electrical Characteristics

(Unless otherwise specified $T_a=-40$ °C to 125°C, $V_{CC1}=4.5V$ to 5.5V, $V_{CC2}=14V$ to 24V, $V_{EE2}=-12V$ to 0V)

| (Unless otherwise specified Ta=-4 | | | | | | |
|--|---------------------|-------------------------|-------------------------|---------------------------------|-------|------------------------|
| Parameter General | Symbol | Min. | Тур. | Max. | Unit | Conditions |
| Input side circuit current 1 | I _{CC1} | 0.20 | 0.45 | 0.70 | mA | OUT=L |
| Input side circuit current 2 | Icc12 | 0.20 | 0.45 | 0.70 | mA | OUT=H |
| Input side circuit current 3 | I _{CC13} | 1.2 | 2.0 | 2.8 | mA | INA=10kHz, Duty=50% |
| Input side circuit current 4 | | 2.1 | 3.5 | 4.9 | mA | INA=20kHz, Duty=50% |
| Output side circuit current 1 | ICC14 | 1.9 | 3.2 | 4.5 | mA | VCC2=14V, OUT=L |
| · | I _{CC21} | | | | | · |
| Output side circuit current 2 | ICC22 | 1.3 2.1 | 2.1 3.5 | 2.9 4.9 | mA | VCC2=14V, OUT=H |
| Output side circuit current 3 | I _{CC23} | | | | mA | VCC2=18V, OUT=L |
| Output side circuit current 4 | ICC24 | 1.4 | 2.4 | 3.4 | mA | VCC2=18V, OUT=H |
| Output side circuit current 5 | ICC25 | 2.4 | 4.0 | 5.6 | mA | VCC2=24V, OUT=H |
| Output side circuit current 6 Logic block | ICC26 | 1.6 | 2.7 | 3.8 | mA | VCC2=24V, OUT=L |
| Logic block Logic high level input voltage | V _{INH} | 0.7 × V _{CC1} | - | V _{CC1} | V | INA, INB, ENA, FLT |
| Logic low level input voltage | VINL | 0.774 (00) | _ | 0.3 × V _{CC1} | V | INA, INB, ENA, FLT |
| Logic pull-down resistance | R _{IND} | 25 | 50 | 100 | kΩ | INA, INB |
| Logic pull-up resistance | R _{INU} | 25 | 50 | 100 | kΩ | ENA |
| Logic input mask time | | 80 | 130 | 180 | ns | INA, INB |
| ENA, FLT mask time | tinmsk | 4 | 10 | 20 | | ENA, FLT |
| Output | T FLTMSK | 4 | 10 | 20 | μs | LIVA, I LI |
| OUT1 ON resistance (Source) | D | 0.7 | 1.8 | 4.0 | Ω | IOUT=40mA |
| , , | Ronh | | | | Ω | IOUT=40mA |
| OUT1 ON resistance (Sink) | Ronl | 0.4 | 0.9 | 2.0 | | VCC2=18V |
| OUT1 maximum current | loutmax | 3.0 | 4.5 | - | Α | Design assurance |
| PROOUT ON resistance | Ronpro | 0.4 | 0.9 | 2.0 | Ω | IPROOUT=40mA |
| Turn ON time | tpon | 180 | 265 | 350 | ns | |
| Turn OFF time | tpoff | 180 | 265 | 350 | ns | |
| Propagation distortion | t PDIST | -60 | 0 | 60 | ns | tpoff - tpon |
| Rise time | t _{RISE} | - | 50 | 100 | ns | 10nF between OUT1-VEE2 |
| Fall time | trall | - | 50 | 100 | ns | 10nF between OUT1-VEE2 |
| OUT2 ON resistance (Source) | R _{ON2H} | 2.0 | 4.5 | 9.0 | Ω | IOUT2=40mA |
| OUT2 ON resistance (Sink) | Ronal | 1.5 | 3.5 | 7.0 | Ω | IOUT2=40mA |
| OUT2 ON threshold voltage | V _{OUT2ON} | 1.8 | 2 | 2.2 | V | Relative to VEE2 |
| OUT2 output delay time | tout20N | - | 15 | 50 | ns | |
| VREG output voltage | V _{REG} | 9 | 10 | 11 | V | Relative to VEE2 |
| Common Mode Transient Immunity | CM | 100 | - | - | kV/μs | Design assurance |
| Protection functions | · · | | 1 | 11. | - | <u> </u> |
| VCC1 UVLO OFF voltage | V _{UVLO1H} | 4.05 | 4.25 | 4.45 | V | |
| VCC1 UVLO ON voltage | Vuvlo1L | 3.95 | 4.15 | 4.35 | V | |
| VCC1 UVLO mask time | tuvlo1msk | 4 | 10 | 30 | μs | |
| VCC2 UVLO OFF voltage | V _{UVLO2H} | 11.5 | 12.5 | 13.5 | V | |
| VCC2 UVLO ON voltage | V _{UVLO2L} | 10.5 | 11.5 | 12.5 | V | |
| VCC2 UVLO mask time | tuvlozmsk | 4 | 10 | 30 | μs | |
| SCPIN Input voltage | VSCPIN | - | 0.1 | 0.22 | V | ISCPIN=1mA |
| SCP detection voltage | VSCDET | 0.665 | 0.700 | 0.735 | V | |
| SCP detection mask time | tscpmsk | 0.55 | 0.78 | 1.05 | - | |
| Soft turn OFF release time | tsto | 30 | 0.0 | 110 | μs | |
| Thermal detection voltage | V _{TSDET} | 1.60 | 1.70 | 1.80 | V | |
| Thermal detection voltage Thermal detection mask time | trsmsk | 4 | 10 | 30 | μs | |
| FLT output low voltage | V _{FLTL} | - | 0.18 | 0.40 | V | I _{FLT} =5mA |
| - L. Output low voitage | VFLIL | 0.64 × V _{CC1} | | 0.40 0.64 × V _{CC1} | V | 11 - 5111/1 |
| FLTRLS threshold | VTFLTRLS | -0.1 | 0.64 × V _{CC1} | +0.1 | V | |
| | 1 | -0.1 | | +0.1 | 1 | <u> </u> |




Figure 16. INA-OUT1 Timing Chart

●UL1577 Ratings Table

Following values are described in UL Report.

| Parameter | Values | Units | Conditions | |
|---|--------|-------|---------------------------|--|
| Side 1 (Input Side) Circuit Current | 0.45 | mA | VCC1=5.0V, OUT1=L | |
| Side 2 (Output Side) Circuit Current | 3.5 | mA | VCC2=18V, VEE2=0V, OUT1=L | |
| Side 1 (Input Side) Consumption Power | 2.25 | mW | VCC1=5.0V, OUT1=L | |
| Side 2 (Output Side) Consumption Power | 63 | mW | VCC2=18V, VEE2=0V, OUT1=L | |
| Isolation Voltage | 2500 | Vrms | | |
| Maximum Operating (Ambient) Temperature | 125 | °C | | |
| Maximum Junction Temperature | 150 | °C | | |
| Maximum Strage Temperature | 150 | °C | | |
| Maximum Data Transmission Rate | 2.5 | MHz | | |

●Typical Performance Curves




Figure 17. Input side circuit current (at OUT1=L)




Figure 18. Input side circuit current (at OUT1=L)




Figure 19. Input side circuit current (at OUT1=H)




Figure 20. Input side circuit current (at OUT1=H)




Figure 21. Input side circuit current (at INA=10kHz and Duty=50%)




Figure 22. Input side circuit current (at INA=10kHz and Duty=50%)




Figure 23. Input side circuit current (at INA=20kHz and Duty=50%)




Figure 24. Input side circuit current (at INA=20kHz and Duty=50%)




Figure 25. Output side circuit current (at OUT1=L)




Figure 26. Output side circuit current (at OUT1=L)




Figure 27. Output side circuit current (at OUT1=H)




Figure 28. Output side circuit current (at OUT1=H)




Figure 29. Logic (INA/INB/ENA) High/Low level input voltage




Figure 30. Logic (INA/INB/ENA) High/Low level input voltage at Ta=25 $^{\circ}$ C




Figure 31. Logic pull-down resistance

Figure 32. Logic pull-up resistance




Figure 33. Logic (INA/INB) input mask time (High pulse)




Figure 34. Logic (INA/INB) input mask time (Low pulse)




Figure 35. ENA input mask time

Figure 36. FLT input mask time




Figure 37. OUT1 ON resistance (Source)

Figure 38. OUT1 ON resistance (Sink)




Figure 39. PROOUT ON resistance

Figure 40. Turn ON time




Figure 41. Turn OFF time




Figure 42. Rise time (10nF between OUT1-VEE2)




Figure 43. Fall time (10nF between OUT1-VEE2)

Figure 44. OUT2 ON resistance (Source)




Figure 45. OUT2 ON resistance (Sink)

Figure 46. OUT2 ON threshold voltage




Figure 47. OUT2 output delay time




Figure 48. VREG output voltage




Figure 49. VREG output voltage




Figure 50. VCC1 UVLO ON/OFF voltage




Figure 51. VCC1 UVLO mask time




Figure 52. VCC2 UVLO ON/OFF voltage (at VCC1=5V)




Figure 53. VCC2 UVLO mask time






Figure 54. SCPIN input voltage (at ISCPIN=1mA)





1.05

Figure 55. SCP detection voltage

Figure 56. SCP detection mask time




Figure 57. Soft turn OFF release time




Figure 58. Thermal detection voltage




Figure 59. Thermal detection mask time




Figure 60. FLT output low voltage (IFLT=5mA)






Figure 61. FLTRLS threshold

Selection of Components Externally Connected





Power Dissipation




Figure 64. SSOP-B20W Derating Curve

●Thermal design

Please design that the IC's chip temperature Tj is not over 150°C, while considering the IC's power consumption (W), package power (Pd) and ambient temperature (Ta). When Tj=150°C is exceeded the functions as a semiconductor do not operate and some problems (ex. Abnormal operation of various parasitic elements and increasing of leak current) occur. Constant use under these circumstances leads to deterioration and eventually IC may destruct. Tjmax=150°C must be strictly obeyed under all circumstances.

The IC's consumed power (P) can be estimated roughly with following equation.

 $P = V_{\text{CC1}} \cdot I_{\text{CC1}} + V_{\text{CC2}} \cdot I_{\text{GND2}} + (V_{\text{CC2}} + V_{\text{EE2}}) \cdot (I_{\text{CC2}} \cdot I_{\text{GND2}}) \\ + I_{\text{ON}}^2 \cdot R_{\text{ONH}} \cdot t_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot t_{\text{OFF}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot t_{\text{OFF}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ONH}} \cdot t_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot t_{\text{OFF}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot t_{\text{OFF}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{OFF}}^2 \cdot R_{\text{ONL}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{PWM}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} \\ + I_{\text{ON}}^2 \cdot R_{\text{ON}} \cdot f_{\text{ON}} + I_{\text{ON}}^2 \cdot R_{\text{ON}} + I_{\text{ON}}^2 \cdot R_{\text{ON}}^2 \cdot R_{\text{ON}} + I_{\text{ON}}^2 \cdot R_{\text{ON}}^2 \cdot R_{\text{ON}}^$

fPWM: PWM frequency


ION: OUT pin outflow current when OUT is H state.


ton: Current outflow time from OUT pin when OUT is H state.

IOFF: OUT pin inflow current when OUT is L state.

toff: Current inflow time to OUT pin when OUT is L state.

●I/O equivalence circuits





Operational Notes

(1) Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

(2) Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

(3) Power supply Lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

(4) GND1 Potential

The potential of GND1 pin must be minimum potential in all operating conditions. (Input side; 11pin to 20pin)

(5) VEE2 Potential

The potential of VEE2 pin must be minimum potential in all operating conditions. (Output side; 1pin to 10pin)

(6) Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

(7) Inter-pin shorts and mounting errors

When attaching to a printed circuit board, pay close attention to the direction of the IC and displacement. Improper attachment may lead to destruction of the IC. There is also possibility of destruction from short circuits which can be caused by foreign matter entering between outputs or an output and the power supply or GND.

(8) Operation in a strong electric field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

(9) Inspection of the application board

During inspection of the application board, if a capacitor is connected to a pin with low impedance there is a possibility that it could cause stress to the IC, therefore an electrical discharge should be performed after each process. Also, as a measure again electrostatic discharge, it should be earthed during the assembly process and special care should be taken during transport or storage. Furthermore, when connecting to the jig during the inspection process, the power supply should first be turned off and then removed before the inspection.

(10) Input terminal of IC

Between each element there is a P+ isolation for element partition and a P substrate. This P layer and each element's N layer make up the P-N junction, and various parasitic elements are made up.

For example, when the resistance and transistor are connected to the terminal as shown in figure 65,

OWhen GND>(Terminal A) at the resistance and GND>(Terminal B) at the transistor (NPN), the P-N junction operates as a parasitic diode.

OAlso, when GND>(Terminal B) at the transistor (NPN), The parasitic NPN transistor operates with the N layers of other elements close to the aforementioned parasitic diode.

Because of the IC's structure, the creation of parasitic elements is inevitable from the electrical potential relationship. The operation of parasitic elements causes interference in circuit operation, and can lead to malfunction and destruction. Therefore, be careful not to use it in a way which causes the parasitic elements to operate, such as by applying voltage that is lower than the GND (P substrate) to the input terminal.






Figure 65. Pattern Diagram of Parasitic Element

(11) Ground Wiring Patterns


When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the application's reference point so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern potential of any external components, either.







Physical Dimension Tape and Reel Information

SSOP-B20W





Marking Diagram



Revision History

| Date | Revision | Changes | | |
|-------------|----------|--|--|--|
| 24.Jun.2013 | 001 | New Release | | |
| 20.May.2015 | 002 | P.1 Features Adding item (UL1577 Recognized, AEC-Q100 Qualified) P.4 Description of Pins Adding TEST pin | | |
| 25.Dec.2015 | 003 | P.13 Adding UL1577 Rating Table | | |

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| ĺ | JAPAN | USA | EU | CHINA |
|---|---------|--------|----------|---------|
| | CLASSII | ОГАСОШ | CLASSIIb | OL ACOM |
| | CLASSIV | CLASSⅢ | CLASSIII | CLASSII |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
 may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
 exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.003

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2015 ROHM Co., Ltd. All rights reserved. Rev.001