

AUIRFR3504

HEXFET® Power MOSFET


#### **Features**

- Advanced Planar Technology
- Low On-Resistance
- 175°C Operating Temperature
- Fast Switching

Description

applications.

- Fully Avalanche Rated
- Repetitive Avalanche Allowed up to Timax
- Lead-Free, RoHS Compliant
- Automotive Qualified \*



V <sub>DSS</sub>		40V
R <sub>DS(on)</sub>	typ.	7.8mΩ
	max.	9.2mΩ
D (Silicon Limited)		87A®
D (Package L	imited)	56A

# D S G D-Pak AUIRFR3504

G	D	S
Gate	Drain	Source

# design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve low on-resistance per silicon area. This benefit combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in Automotive and a wide variety of other

Specifically designed for Automotive applications, this Stripe Planar

Boss nort number	Dookogo Typo	Standard Pack		Ordereble Port Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
AUIRFR3504	D Dak	Tube	75	AUIRFR3504
AUIRER3304	D-Pak	Tape and Reel Left	3000	AUIRFR3504TRL

#### **Absolute Maximum Ratings**

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited) 87®		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	61®	A
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited)	56	
I <sub>DM</sub>	Pulsed Drain Current ①	350	]
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	140	W
	Linear Derating Factor	0.92	W/°C
V <sub>GS</sub> Gate-to-Source Voltage		± 20	V
E <sub>AS</sub> Single Pulse Avalanche Energy (Thermally Limited) ②		240	m l
E <sub>AS</sub> (Tested) Single Pulse Avalanche Energy Tested Value © ⑦		480	- mJ
I <sub>AR</sub>	Avalanche Current ①	See Fig.15,16, 12a, 12b	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ®		mJ
$T_J$	Operating Junction and -55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

#### Thermal Resistance

Symbol Parameter		Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		1.09	
$R_{\theta JA}$	Junction-to-Ambient ( PCB Mount) ®		50	°C/W
$R_{ heta JA}$	Junction-to-Ambient		110	

HEXFET® is a registered trademark of Infineon.

<sup>\*</sup>Qualification standards can be found at www.infineon.com



# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.041		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		7.8	9.2	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 30A ④**
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
gfs	Forward Trans conductance	40			S	$V_{DS} = 10V, I_D = 30A @**$
	Drain-to-Source Leakage Current			20		$V_{DS} = 40V, V_{GS} = 0V$
IDSS	Dialii-to-Source Leakage Current			250	μΑ	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			200	- Δ	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-200	nA	$V_{GS} = -20V$

# Dynamic Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

$Q_g$	Total Gate Charge	 48	71		I <sub>D</sub> = 30A**
$Q_{gs}$	Gate-to-Source Charge	 12	18	nC	$V_{DS} = 32V$
$\overline{Q_{gd}}$	Gate-to-Drain Charge	 13	20		V <sub>GS</sub> = 10V4
$t_{d(on)}$	Turn-On Delay Time	 11			$V_{DD} = 20V$
t <sub>r</sub>	Rise Time	 53			I <sub>D</sub> = 30A**
$t_{d(off)}$	Turn-Off Delay Time	 36		ns	$R_G = 6.8\Omega$
t <sub>f</sub>	Fall Time	 22			V <sub>GS</sub> = 10V4
L <sub>D</sub>	Internal Drain Inductance	 4.5			Between lead, 6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance	 7.5			from package and center of die contact
C <sub>iss</sub>	Input Capacitance	 2150			$V_{GS} = 0V$
Coss	Output Capacitance	 580			$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	 46		pF	f = 1.0MHz, See Fig.5
C <sub>oss</sub>	Output Capacitance	 2830		PΓ	$V_{GS} = 0V$ , $V_{DS} = 1.0V$ $f = 1.0MHz$
Coss	Output Capacitance	 510			$V_{GS} = 0V$ , $V_{DS} = 32V$ $f = 1.0MHz$
Coss eff.	Effective Output Capacitance	 870			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$

#### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			87®		MOSFET symbol
.3	(Body Diode)	0, @		showing the		
I <sub>SM</sub>	Pulsed Source Current			350	A	integral reverse
ISM	(Body Diode) ①			330		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 30A^{**}, V_{GS} = 0V $ ④
t <sub>rr</sub>	Reverse Recovery Time		53	80	ns	$T_J = 25^{\circ}C$ , $I_F = 30A^{**}$ , $V_{DD} = 20V$
Q <sub>rr</sub>	Reverse Recovery Charge		86	130	nC	di/dt = 100A/µs④
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )			

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25$ °C, L = 0.52mH,  $R_G = 25\Omega$ ,  $I_{AS} = 30$ A,  $V_{GS} = 10$ V. Part not recommended for use above this value.
- $\exists \quad I_{SD} \leq 30 A, \ di/dt \leq 170 A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^{\circ}C.$
- 4 Pulse width  $\leq 1.0$ ms; duty cycle  $\leq 2\%$ .
- $\odot$  C<sub>oss</sub> eff. is a fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>
- © Limited by T<sub>Jmax</sub>, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ② This value determined from sample failure population. 100% tested to this value in production.
- ® Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 56A.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- R<sub>θ</sub> is measured at T<sub>J</sub> approximately 90°C.
- \*\* All AC and DC test conditions based on former package limited current of 30A.






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics






Fig. 2 Typical Output Characteristics




**Fig. 4** Typical Forward Trans conductance Vs. Drain Current





**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage






Fig 8. Maximum Safe Operating Area

4







**Fig 9.** Maximum Drain Current Vs. Case Temperature

**Fig 10.** Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit



**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature

2015-11-23







Fig 15. Typical Avalanche Current Vs. Pulse width



**Fig 16.** Maximum Avalanche Energy Vs. Temperature

#### Notes on Repetitive Avalanche Curves, Figures 15, 16:

# (For further info, see AN-1005 at www.infineon.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>imax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).

tav = Average time in avalanche.

D = Duty cycle in avalanche =  $t_{av} \cdot f$ 

ZthJC(D, tav) = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \Delta T / \; Z_{thJC} \\ I_{av} &= 2\Delta T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

2015-11-23








Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs










Fig 18b. Switching Time Waveforms




# D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))









#### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].
- 1 LEAD DIMENSION UNCONTROLLED IN L5.
- A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.— SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- Limited Dimension D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.
- ♠ DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S		N			
M B O	MILLIM	ETERS	INC	HES	O T
O L	MIN.	MAX.	MIN.	MAX.	E S
Α	2.18	2.39	.086	.094	
A1	-	0.13	-	.005	
b	0.64	0.89	.025	.035	
ь1	0.65	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	4
С	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	-	.205	-	4
Ε	6.35	6.73	.250	.265	6
E1	4.32	-	.170	-	4
e	2.29	BSC	.090	BSC	
Н	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74	BSC	.108	REF.	
L2	0.51	BSC	.020	BSC	
L3	0.89	1.27	.035	.050	4
L4	-	1.02	-	.040	
L5	1.14	1.52	.045	.060	3
ø	0,	10*	0,	10°	
ø1	0.	15*	0,	15*	
ø2	25*	35°	25*	35*	

#### LEAD ASSIGNMENTS


## **HEXFET**

- 1.- GATE
- 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

#### IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


# D-Pak (TO-252AA) Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




# D-Pak (TO-252AA) Tape & Reel Information (Dimensions are shown in millimeters (inches))



#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



# NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>



#### **Qualification Information**

		Automotive				
		(per AEC-Q101)				
Qualificat	tion Level		is part number(s) passed Automotive qualification. Infineon's			
		Industrial and C	Consumer qualification level is granted by extension of the higher			
		Automotive level.				
Moisture Sensitivity Level		D-Pak	MSL1			
	Class M4 (+/- 500V) <sup>†</sup>					
	Machine Model	AEC-Q101-002				
	Harris and Danka Mandal	Class H1C (+/- 1500V) <sup>†</sup>				
ESD	Human Body Model	AEC-Q101-001				
	Observed Davis a Madal	Class C5 (+/- 2000V) <sup>†</sup>				
Charged Device Model		AEC-Q101-005				
RoHS Compliant		Yes				
		1				

<sup>†</sup> Highest passing voltage.

### **Revision History**

Date	Comments			
11/23/2015	Updated datasheet with corporate template			
11/23/2013	Corrected ordering table on page 1.			

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

#### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<a href="www.infineon.com">www.infineon.com</a>).

#### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.