GENERAL DESCRIPTION


The 87354 is a high performance $\div 4/\div 5$ Differential-to-3.3V LVPECL Clock Generator. The CLK, nCLK pair can accept most standard differential input levels. The 87354 is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-partskew characteristics make the 87354 ideal for those clock distribution applications demanding well defined performance and repeatability.

FEATURES

- One differential 3.3V LVPECL output
- · One CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum clock input frequency: 1GHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nCLK input
- Part-to-part skew: 300ps (maximum)
- Propagation delay: 2.1ns (maximum)
- + LVPECL mode operating voltage supply range: $V_{cc} = 3.0V$ to 3.465V, $V_{ee} = 0V$
- -40°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package

BLOCK DIAGRAM

PIN ASSIGNMENT



CLK 1 8 Vcc nCLK 2 7 Q MR 3 6 nQ F_SEL 4 5 VEE

87354 8-Lead SOIC 3.90mm x 4.90mm x 1.37mm package body M Package Top View

Number	Name	Ту	/ре	Description
1	CLK	Input	Pulldown	Non-inverting differential clock input.
2	nCLK	Input	Pullup	Inverting differential clock input.
3	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true output (Q) to go low and the inverted output (nQ) to go high. When logic LOW, the internal dividers and the output are enabled. LVCMOS / LVTTL interface levels. See Table 3.
4	F_SEL	Input	Pulldown	Selects divider value for Q, nQ outputs as described in Table 3. LVCMOS / LVTTL interface levels.
5	V _{EE}	Power		Negative supply pin.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V _{cc}	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

TABLE 3. FUNCTION TABLE

MR	F_SEL	Divide Value
1	Х	Reset: Q output low, nQ output high
0	0	÷4
0	1	÷5




FIGURE 1. TIMING DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{cc}	4.6V
Inputs, V _I	-0.5V to V _{cc} + 0.5 V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{cc} = 3.0V$ to 3.465V, $V_{ee} = 0$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.0	3.3	3.465	V
I_{EE}	Power Supply Current				104	mA

TABLE 4B. LVCMOS/LVTTL DC Characteristics, V_{CC} = 3.0V to 3.465V, V_{EE} = 0, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	MR, F_SEL	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			150	μA
I _{IL}	Input Low Current	MR, F_SEL	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-5			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, V_{CC} = 3.0V to 3.465V, V_{EE} = 0, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			150	μA
'н		nCLK	$V_{\rm CC} = V_{\rm IN} = 3.465 V$			5	μΑ
	Input Low Current	CLK	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-5			μA
'IL		nCLK	$V_{\rm CC} = 3.465 V, V_{\rm IN} = 0 V$	-150			μA
V _{PP}	Peak-to-Peak Input \	/oltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	t Voltage;		V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: Common mode voltage is defined as V_{III}.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V_{cc} + 0.3V.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{CC} = 3.0V$ to 3.465V, $V_{EE} = 0$, TA = $-40^{\circ}C$ to $85^{\circ}C$

NOTE 1: Outputs terminated with 50 Ω to V $_{\rm CC}$ - 2V.

TABLE 5. AC CHARACTERISTICS, $V_{CC} = 3.0V$ to 3.465V, $V_{EE} = 0$, $T_A = -40^{\circ}C$ to $85^{\circ}C$


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{clk}	Clock Input Frequency					1	GHz
t _{PD}	Propagation Delay; NOTE 1	CLK to Q (Dif)		1.7		2.1	ns
tsk(pp)	Part-to-Part Skew; NO	TE 2, 3				300	ps
t _{RR}	Reset Recovery Time					400	ps
t _{PW}	Minimum Input Pulse Width	CLK		550			ps
t _R / t _F	Output Rise/Fall Time		20% to 80%	300		600	ps
odc	Output Duty Cycle			48		52	%

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{cc} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.



RECOMMENDATIONS FOR UNUSED INPUT PINS

INPUTS:


LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

FIGURE 2A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER



R3 50

examples only. Please consult with the vendor of the driver

component to confirm the driver termination requirements. For

example in Figure 2A, the input termination applies for LVH-






FIGURE 2C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 2D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

Power Considerations

This section provides information on power dissipation and junction temperature for the 87354. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 87354 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 104mA = 360mW
- Power (outputs)_{MAX} = 3.465mW/Loaded Output pair

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 360mW + 30mW = 390mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj = $\theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.390W * 103.3°C/W = 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8-PIN SOIC, FORCED CONVECTION


θ _{JA} by Velocity (Li	inear Feet per I	Minute)	
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination

voltage of V_{cc}- 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.9V
- For logic low, $V_{\text{OUT}} = V_{\text{OL}_{MAX}} = V_{\text{CC}_{MAX}} 1.7V$

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 6. $\theta_{JA} \text{vs.}$ Air Flow Table for 8 Lead SOIC

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

TRANSISTOR COUNT

The transistor count for 87354 is: 1745



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

CYMDOL	Milli	meters	
SYMBOL	MINIMUN	MAXIMUM	
N	8		
А	1.35	1.75	
A1	0.10	0.25	
B C	0.33	0.51	
	0.19	0.25	
D	4.80 3.80	5.00	
Е		4.00	
е	1.27	BASIC	
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87354AMILF	87354AIL	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
87354AMILFT	87354AIL	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
А	T1	2	Pin Description - corrected pins 6 & 7 from Q, nQ to nQ. Added <i>Recommendations for Unused Input Pins.</i>	5/22/06		
A	Т8	13 15	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	8/5/10		
А	T8	13	Ordering information - removed leaded devices - PDN CQ-13-01	2/12/15		



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>