# SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74LS175, SN74S174, SN74LS175, SN74S175, SN74S174, SN74LS175, SN74S174, SN74LS175, SN74S174, SN74LS175, SN74S174, SN74LS175, SN74S174, SN74LS175, SN74LS174, SN74LS175, SN74LS174, SN74LS175, SN74LS174, SN74LS175, SN74LS174, SN54LS175, SN54S174, SN54S175, SN54S174, SN54S175, SN54S174, SN54S175, SN54S174, SN54S175, SN54S174, SN54S175, SN74LS175, SN7

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include: Buffer/Storage Registers

Shift Registers
Pattern Generators

#### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS			PUTS
CLEAR	CLEAR CLOCK		a	ā۲
L	X	Х	L	Н
н	1	н	Н	L
н	1	L	L	Н
н	L	×	$a_0$	$\bar{\alpha}_0$

H = high level (steady state)

L = low level (steady state)

X = irrelevant


↑ = transition from low to high level

 $\mathbf{Q}_{\mathbf{Q}}$  = the level of  $\mathbf{Q}$  before the indicated steady-state input conditions were established.


† = '175, 'LS175, and 'S175 only

	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
11723	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
'174, <b>'</b> 175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW

SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE SN74174 . . . N PACKAGE SN74LS174, SN74S174 . . . D OR N PACKAGE




SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)




SN54175, SN54LS175, SN54S175 . . . J OR W PACKAGE SN74175 . . . N PACKAGE SN74LS175, SN74S175 . . . D OR N PACKAGE


(TOP VIEW)



SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)



Copyright © 2001, Texas Instruments Incorporated







# SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


#### logic symbols†






<sup>&</sup>lt;sup>†</sup>These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### logic diagrams (positive logic)






Pin numbers shown are for D, J, N, and W packages.




SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


#### schematics of inputs and outputs


#### SN54174, SN54175, SN74174, SN74175







SN54LS174, SN54LS175, SN74LS174, SN74LS175





#### SN54S174, SN54S175, SN74S174, SN74S175







# SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	٧
Input voltage	٧
Operating free-air temperature range: SN54174, SN54175 Circuits	С
SN74174, SN74175 Circuits 0°C to 70°C	С
Storage temperature range $\dots \dots \dots$	

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN54	174, SN	54175	SN74	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μΑ
Low-level output current, IOL				16			16	mA
Clock frequency, f <sub>clock</sub>		0		25	0		25	MHz
Width of clock or clear pulse, t <sub>W</sub>		20			20			ns
Setup time, t <sub>su</sub>	Data input	20			20			ns
Setup time, t <sub>su</sub>	Clear inactive-state	25			25		5.25 800	ns
Data hold time, t <sub>h</sub>		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage		2			<b>V</b>
VIL	Low-level input voltage				0.8	>
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5	>
Vон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.4		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4	٧
Ιį	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	μΑ
IL	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6	mA
1	Chart in it automates	SN SN	54' -20		-57	^
los	Short-circuit output current §	V <sub>CC</sub> = MAX	74' –18		-57	mA
laa	Cumple guerrant	VCC = MAX. See Note 2 '17	74	45	65	
1CC	Supply current	V <sub>CC</sub> = MAX, See Note 2 /17	75	30	45	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		25	35		MHz
tPLH	Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	C <sub>L</sub> = 15 pF,		16	25	ns
tPHL.	Propagation delay time, high-to-low-level output from clear	$R_{\perp} = 400 \Omega$ , See Note 3		23	35	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from clock	See Note 3		20	30	ns
tPHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time.

# SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		<i>.</i> 7 V
Operating free-air temperature range	SN54LS174, SN54LS175 Circuits	
	SN74LS174, SN74LS175 Circuits	0°C to 70°C
Storage temperature range	•	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN	154LS1	74	SN				
		12	SN54LS175			SN74LS175			
		WIŃ	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH				-400			-400	μА	
Low-level output current, IOL				4			8	mA	
Clock frequency, fclock		0		30	0		30	MHz	
Width of clock or clear pulse, t <sub>W</sub>		20			20			ns	
Setup time, t <sub>su</sub>	Data input	20			20			ns	
Setup time, t <sub>su</sub>	Clear inactive-state	25			25			ns	
Data hold time, t <sub>h</sub>		5			5			ns	
Operating free-air temperature, T <sub>A</sub>		-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TES	TEST CONDITIONS <sup>†</sup>		SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			٧
$v_{IL}$	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18 mA				-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400 μ,	Α	2.5	3.5		2.7	3.5		٧
V	Louise outros vales -	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	VIL = VIL max	•	IOL = 8 mA					0.35	0.5	٧
łį	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
ΉΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			· · · · · · · · · · · · · · · · · · ·	20			20	μА
IJĽ	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX			-20		-100	-20		-100	mA
loo	Supply current	V MAY	Coo Note 2	'LS174		16	26		16	26	1
¹cc	Supply culterit	V <sub>CC</sub> = MAX,	See Note 2	LS175		11	18		11	18	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS		'LS174						
FARAMETER	LEST COMPLICIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
f <sub>max</sub> Maximum clock frequency		30	40		30	40		MHz	
tplH Propagation delay time, low-to-high-level output from clear	C <sub>L</sub> = 15 pF,					20	30	ns	
tphl Propagation delay time, high-to-low-level output from clear	$R_L = 2 k\Omega$ ,		23	35		20	30	ns	
tPLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns	
tpHL Propagation delay time, high-to-low-level output from clock			21	30		16	25	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>dagger}$  \$\frac{1}{4}\$All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock.

# SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			 	 	 7 V
Input voltage			 	 	 5.5 V
Operating free-air temperature range	: SN54S174, SI	N54S175 Circuits	 	 	 -55°C to 125°C
,	SN74S174, SI	N74S175 Circuits	 	 	 . 0°C to 70°C
Storage temperature range					-65°C to 150°C

# NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN549	SN54S174, SN54S175			SN74S174, SN74S175			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH				-1			-1	mA	
Low-level output current, IOL				20			20	mA	
Clock frequency, f <sub>clock</sub>		0		75	0		75	MHz	
Dules width +	Clock	7			7				
Pulse width, t <sub>W</sub>	Clear	10			10			ns	
Cotun Aires A	Data input	5			5			T	
Setup time, t <sub>SU</sub>	Clear inactive-state	5			5			ns	
Data hold time, t <sub>h</sub>		3			3			ns	
Operating free-air temperature, TA		-55		125	0		70	°C	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA				-1.2	V
V	High level autout vale	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	SN54S'	2.5	3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.7	3.4		] '	
V	Low level output valtage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,				0.5	V
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA			0.5	'	
Ц	Input current at maximum input voltage	$V_{CC} = MAX, V_{I} = 5.5 V$				1	mA
Ιιн	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.7 V				50	μΑ
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V				-2	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-40		-100	mA
	Cumple accept	Was = MAY Con Note 2	′174		90	144	
lcc_	Supply current	V <sub>CC</sub> = MAX, See Note 2			60	96	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

#### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		75	110		MHz
tPLH	Propagation delay time, low-to-high-level $\overline{\Omega}$ output from clear (SN54S175, SN74S175 only)	C <sub>L</sub> = 15 pF,		10	15	ns
tPHL	Propagation delay time, high-to-low-level Q output from clear	R <sub>L</sub> = 280 Ω,		13	22	ns
tPLH	Propagation delay time, low-to-high-level output from clock	See Note 3		8	12	ns
<sup>t</sup> PHL	Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. \$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock.





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/07105BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07105BEA	Samples
JM38510/07105BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07105BFA	Samples
JM38510/07106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07106BEA	Samples
JM38510/30106B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30106B2A	Samples
JM38510/30106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30106BEA	Samples
JM38510/30106BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30106BFA	Samples
JM38510/30107B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30107B2A	Samples
JM38510/30107BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30107BEA	Samples
JM38510/30107BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30107BFA	Samples
M38510/07105BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07105BEA	Samples
M38510/07105BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07105BFA	Samples
M38510/07106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 07106BEA	Samples
M38510/30106B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30106B2A	Samples
M38510/30106BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30106BEA	Samples
M38510/30106BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30106BFA	Samples
M38510/30107B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30107B2A	Samples
M38510/30107BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30107BEA	Samples



6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sampl
M38510/30107BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 30107BFA	Sampl
SN54LS174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS174J	Sampl
SN54LS175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS175J	Samp
SN54S174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54S174J	Samp
SN54S175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54S175J	Samp
SN74LS174D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS174	Sampl
SN74LS174DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS174	Samp
SN74LS174N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS174N	Samp
SN74LS174NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS174	Samp
SN74LS175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS175	Samp
SN74LS175DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS175	Samp
SN74LS175N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS175N	Samp
SN74LS175NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS175N	Samp
SN74LS175NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS175	Samp
SN74S175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	S175	Samp
SN74S175N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74S175N	Samp
SNJ54LS174FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 174FK	Samp
SNJ54LS174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS174J	Samp
SNJ54LS174W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS174W	Samp



#### PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54LS175FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 175FK	Samples
SNJ54LS175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS175J	Samples
SNJ54LS175W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS175W	Samples
SNJ54S174J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54S174J	Samples
SNJ54S174W	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54S174W	Samples
SNJ54S175J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54S175J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



### PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS174, SN54LS175, SN54S175, SN74LS174, SN74LS175, SN74LS175 :

- Catalog: SN74LS174, SN74LS175, SN74S175
- Military: SN54LS174, SN54LS175, SN54S175

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS



#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS174DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS174NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS175DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS175NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



\*All dimensions are nominal

7 III GIII IOI IOI IOI IO II IOI II II I							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS174DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS174NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LS175DR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LS175NSR	SO	NS	16	2000	367.0	367.0	38.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated