

# TLE8088EM


## Engine management IC for Small Engines



### 1 Overview

#### Features

- Supply 5 V ( $\pm 2\%$ ), 250 mA
  - Overtemperature and overcurrent protection
- Watchdog and reset function
- K-line transceiver
- 1 low side driver for inductive loads with maximum operation current of 2.6 A including overtemperature, overcurrent protection and open load/short to GND in off diagnosis
- 1 low side driver for resistive loads with maximum operation current of 3 A including overtemperature and overcurrent protection
- Small Package PG-SSOP-24 Exposed Pad
- Temperature range:  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$
- Green Product (RoHS compliant)
- AEC Qualified



#### Description

TLE8088EM is an engine management IC based on Infineon Smart Power Technology (SPT). It is protected by embedded protection functions and integrates a power supply, K-line and power stages to drive different loads in an engine management system. It is designed to provide a compact and cost optimized solution for engine management and powertrain systems. It is specially suitable for one cylinder motorcycle engine management system.

Type	Package	Marking
TLE8088EM	PG-SSOP-24	TLE8088EM

## Table of contents

<b>1</b>	<b>Overview</b> .....	<b>1</b>
<b>2</b>	<b>Block diagram</b> .....	<b>3</b>
<b>3</b>	<b>Pin configuration</b> .....	<b>4</b>
3.1	Pin assignment .....	4
3.2	Pin definitions and functions .....	4
<b>4</b>	<b>General product characteristics</b> .....	<b>6</b>
4.1	Absolute maximum ratings .....	6
4.2	Functional range .....	7
4.3	Thermal resistance .....	7
<b>5</b>	<b>Voltage regulator</b> .....	<b>8</b>
5.1	Voltage regulator .....	8
5.2	Power on reset and reset output .....	8
5.3	Watchdog operation .....	9
<b>6</b>	<b>Power drivers</b> .....	<b>13</b>
6.1	Low-side drivers .....	13
6.2	Electrical characteristics .....	14
<b>7</b>	<b>K-line</b> .....	<b>18</b>
7.1	K-line .....	18
<b>8</b>	<b>Application information</b> .....	<b>21</b>
8.1	Further application information .....	21
<b>9</b>	<b>Package outlines</b> .....	<b>22</b>
<b>10</b>	<b>Revision history</b> .....	<b>23</b>

Block diagram

## 2 Block diagram





Figure 1 Block diagram

**Pin configuration**

**3 Pin configuration**

**3.1 Pin assignment**



**Figure 2 Pin configuration**

**3.2 Pin definitions and functions**

Pin	Symbol	Function
1	n.c.	Not connected
2	GND	Power ground
3	KIO	K-line bus connection
4	OUT1	Output channel 1
5	OUT2	Output channel 2
6	VS	Battery voltage: 100 nF ceramic capacitor directly connected at the IC to ground
7	AGND	Analog ground: should be connected to the system logic ground
8	WDE	Watchdog enable: active high, internal pull up
9	V5DD	5 V supply output: connected to external blocking capacitor.
10	n.c.	Not connected
11	n.c.	Not connected
12	n.c.	Not connected
13	n.c.	Not connected
14	n.c.	Not connected
15	n.c.	Not connected
16	NRO	Reset output: open drain, active low
17	WDI	Watchdog input: trigger input for watchdog pulses

**Pin configuration**

<b>Pin</b>	<b>Symbol</b>	<b>Function</b>
18	ST	Status signal: output diagnostic signal
19	IN2	Control input channel 2: internal pull down
20	IN1	Control input channel 1: internal pull down
21	TX	Logic level input for data to be transmitted on the K-line bus KIO
22	RX	Logic output of data received from the K-line bus KIO.
23	GND	Power ground
24	n.c.	Not connected
	Exposed pad	Should be connected to GND and to the ground plane of the ECU

**General product characteristics**

## 4 General product characteristics

### 4.1 Absolute maximum ratings

**Table 1 Absolute maximum ratings** <sup>1)</sup>

$T_j = -40\text{ °C to }+150\text{ °C}$ ; All voltages with respect to ground.  
 Positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Voltages</b>							
Continuous voltage on pin Vs	$V_S$	-0.3	-	40	V	-	4.1.1
Continuous voltage on pin OUT1	$V_{OUT1}$	-0.3	-	30	V	IN1 = 0 V	4.1.2
Continuous voltage on pin OUT2	$V_{OUT2}$	-0.3	-	35	V	IN2 = 0 V	4.1.3a
Continuous voltage on pin KIO	$V_{KIO}$	-1	-	35	V	TX = V5DD	4.1.3b
IN1, IN2, V5DD, RxD, TxD, ST, NRO, WDI, WDE	$V_x$	-0.3	-	5.5	V	<sup>2)</sup>	4.1.4
<b>Temperatures</b>							
Junction temperature	$T_j$	-40	-	150	°C	-	4.1.5
Storage temperature	$T_{stg}$	-55	-	150	°C	-	4.1.6
<b>ESD susceptibility</b>							
ESD resistivity to GND, Vs, K-LINE, OUT1,2	$V_{ESD}$	-4	-	4	kV	HBM <sup>3)</sup>	4.1.7
ESD resistivity to GND, other pins	$V_{ESD}$	-2	-	2	kV	HBM <sup>3)</sup>	4.1.8
Electro static discharge voltage "Charged device model - CDM"	$V_{ESD}$	-500	-	500	V	All pins CDM <sup>4)</sup>	4.1.9
Electro static discharge voltage "Charged device model - CDM"	$V_{ESD}$	-750	-	750	V	Pin 1, 12, 13, 24 (corner pins) CDM <sup>4)</sup>	4.1.10

- 1) Not subject to production test, specified by design
- 2) For outputs no short circuit is allowed
- 3) ESD susceptibility, HBM according to EIA/JESD 22-A114B (1.5 KΩ, 100 pF)
- 4) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101-C

*Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

*Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.*

**General product characteristics**

**4.2 Functional range**

**Table 2 Functional range**

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Supply voltage	$V_S$	6	–	40	V	–	4.2.1
Junction temperature	$T_j$	-40	–	150	°C	–	4.2.2

*Note:* Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

**4.3 Thermal resistance**

**Table 3 Thermal resistance**

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to case	$R_{thJC}$	–	6.3	9	K/W	Measured to exposed pad <sup>1)</sup>	4.3.1
Junction to ambient	$R_{thJA}$	–	29	–	K/W	<sup>1) 2)</sup>	4.3.2

1) Not subject to production test, specified by design.

2) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

## 5 Voltage regulator

### 5.1 Voltage regulator

The TLE8088EM integrates a voltage regulator for load currents up to 250 mA. The voltage applied to pin VS is regulated at pin V5DD to 5.0 V with a precision of  $\pm 2\%$ . The sophisticated design allows to achieve stable operation even with ceramic output capacitors down to 470 nF. The voltage regulator features undervoltage reset, power on reset and watchdog. It is protected against overcurrent, short circuit and overtemperature conditions.

The low-side switch function and the K-line transceiver are independent of the reset and watchdog signals.




Figure 3 5 V supply


### 5.2 Power on reset and reset output

Reset output is an open drain output. When the level of  $V_{V5DD}$  reaches the reset threshold  $V_{RT}$ , the signal at NRO remains low for the power-on reset delay time  $T_{RD}$ . The reset function and timing is illustrated in [Figure 4](#). The reset reaction time  $t_{RR}$  avoids wrong triggering caused by short “glitches” on the V5DD-line. In case of V5DD power down ( $V_{V5DD} < V_{RT}$  for  $t > t_{RR}$ ) a logic low signal is generated at the pin NRO to reset an external micro controller. The level of the reset threshold for increasing  $V_{V5DD}$  is for the hysteresis ( $V_{RH}$ ) higher than the level for decreasing  $V_{V5DD}$ .

The reset and watchdog signals are for external use and do not affect the state of the channels and K-line transceiver. The correct functionality of the devices is ensured by an independent voltage monitoring circuitry.



**Voltage regulator**



**Figure 4** Reset function and timing diagram

**5.3 Watchdog operation**


After power on, the reset output signal at the NRO pin is kept LOW for the power-on reset delay time  $T_{RD}$  of typ. 15 ms. With the LOW to HIGH transition of the signal at NRO the micro controller reset is released.

The TLE8088EM integrates a watchdog function. If WDE is connected to low, the watchdog function is disabled. If the WDE is connected to 5 V or left open, the watchdog function is enabled. A pull up current source is integrated in the WDE pin.


After the activation of the watchdog function, the timing of the signal on WDI from the micro-controller must correspond the WD-Period  $T_{WD,p}$  specified in the electrical characteristics. A Re-Trigger of the WD-Period is done with a HIGH-to-LOW transition at the WDI-pin within the time  $T_{WD,p}$ .

A HIGH to LOW transition of the watchdog trigger signal on pin WDI is taken as a trigger. To avoid wrong triggering due to parasitic glitches two HIGH samples followed by two LOW samples (sample period  $t_{sam}$  typ. 64 ns) are decoded as a valid trigger, see [Figure 6](#). A reset is generated (NRO goes LOW) for the time  $T_{WR}$  if there is no trigger pulse during the watchdog period as shown in [Figure 5](#).

**Voltage regulator**



**Figure 5 Watchdog timing diagram**



**Figure 6 Watchdog valid trigger**

**Voltage regulator**

**Table 4 Electrical characteristics: voltage regulator**

$V_S = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Output V5DD</b>							
Output voltage	$V_{V5DD}$	4.90	5.00	5.10	V	$0\text{ mA} < I_{V5DD} < 250\text{ mA}$ $6\text{ V} < V_S < 40\text{ V}$	5.3.1
Output current limitation	$I_{V5DD}$	250	–	650	mA	$V_{V5DD} = 0\text{ V}$	5.3.3
Load regulation	$\Delta V_{V5DD,Lo}$	–	–	20	mV	$1\text{ mA} < I_{V5DD} < 250\text{ mA}$	5.3.4a
Line regulation	$\Delta V_{V5DD,Li}$	–	–	10	mV	$I_{V5DD} = 1\text{ mA}$ ; $6\text{ V} < V_S < 40\text{ V}$	5.3.5
Power supply rejection ratio	$PSRR$	–	60	–	dB	$f_r = 100\text{ Hz}$ ; $V_r = 0.5\text{ Vpp}$ <sup>1)</sup>	5.3.6
Output capacitor	$C_Q$	470	–	–	nF	<sup>1)</sup>	5.3.7
	$ESR(C_Q)$	–	–	10	$\Omega$	–	
Low drop resistance	$R_{DSon,V5}$	–	–	1.2	$\Omega$	$V_S \geq 4.8\text{ V}$ $I \leq 250\text{ mA}$	5.3.30
<b>Current consumption</b>							
Quiescent current	$I_q$	–	–	4	mA	$I_{V5DD} = 0\text{ A}$ ; CH1,CH2 off, K-line off	5.3.10
<b>WDE</b>							
Low level input voltage	$V_{IN,L}$	–	–	1.00	V	–	5.3.11
High level input voltage	$V_{IN,H}$	2.00	–	–	V	–	5.3.12
Hysteresis WDE	$V_{IN,HYS}$	50	–	250	mV	<sup>1)</sup>	5.3.13
Input pull up current	$I_{IN\_PU\_L}$	-20	-50	-100	$\mu\text{A}$	$V_{IN} = 0\text{ V}$	5.3.14
	$I_{IN\_PU\_H}$	-2.40	–	–	$\mu\text{A}$	$V_{IN} = 4.4\text{ V}$	
<b>Watchdog input WDI</b>							
Low level input voltage	$V_{IN,L}$	–	–	1.00	V	–	5.3.15
High level input voltage	$V_{IN,H}$	2.00	–	–	V	–	5.3.16
Input voltage hysteresis	$V_{IN,HYS}$	50	–	250	mV	<sup>1)</sup>	5.3.17
Input pull down current	$I_{IN\_PD\_H}$	20	50	100	$\mu\text{A}$	$V_{IN} = 5\text{ V}$	5.3.18
	$I_{IN\_PD\_L}$	2.40	–	–	$\mu\text{A}$	$V_{IN} = 0.6\text{ V}$	
Watchdog sampling time	$t_{sam}$	40	64	130	$\mu\text{s}$	–	5.3.19
Watchdog period	$T_{WD,p}$	50	60	70	ms	–	5.3.20
Watchdog reset time	$T_{WR}$	120	240	360	$\mu\text{s}$	–	5.3.21

**Voltage regulator**

**Table 4 Electrical characteristics: voltage regulator**

$V_S = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Reset output NRO</b>							
Output voltage reset switching threshold	$V_{RT}$	4.00	4.25	4.50	V	$V_{V5DD}$ decreasing	5.3.22
Reset hysteresis	$V_{RH}$	10	–	150	mV	–	5.3.23
Low level output voltage	$V_{NRO,L}$	–	–	1.10	V	$I_{NRO} = 1\text{ mA}$	5.3.24
Leakage current	$I_{NRO,LK}$	–	–	1	$\mu\text{A}$	$V_{RT} = 5\text{ V}$	5.3.25
Power-on reset delay time	$T_{RD}$	10	15	20	ms	–	5.3.26
Reset reaction time	$t_{RR}$	1	4	8	$\mu\text{s}$	–	5.3.27
<b>Overtemperature protection</b>							
Overtemperature	$T_{OT}$	150	–	200	$^{\circ}\text{C}$	1)	5.3.28
Overtemperature hysteresis	$T_{OTH}$	–	20	–	$^{\circ}\text{C}$	1)	5.3.29


1) Not subject to production test, specified by design.

## 6 Power drivers

### 6.1 Low-side drivers

The power stages are built by N-channel power MOSFET transistors. The channels are universal multichannel switches but mostly suitable to be used in engine management systems. Within an engine management system, the best fit of the channels to the typical loads is:

- Channel 1 for injector, valves or similar sized solenoids with a maximum operation current requirement of 2.6 A
- Channel 2 for malfunction indication lamps or other resistive loads with a maximum current requirement of 3 A



**Figure 7 Low-side switches**

Channel 1 has open load detection in off state. If an open load condition persists for a time longer than the filter time  $t_d$ , an open load will be detected and the ST pin set to low. On the rising edge of the IN1 signal the ST pin will be released after the time  $t_{ST,clear}$ , see [Figure 9](#).

In overcurrent situation channel 1 will be switched off and kept latched. Additionally the ST signal will be set to low after the settling time  $t_{ST,set,OC}$ . On the falling edge of the IN1 signal the ST pin will be released after the time  $t_{ST,clear}$ , see [Figure 10](#). Therefore channel 1 can be switched on again by toggling the IN1 pin.

During an overtemperature event the ST signal is set to low and will turn back to high if the failure condition is disappeared (see [Table 5](#)).

**Table 5 Truth table for diagnostics of CH1**

Open load	Overcurrent	Overtemperature	ST	Status
0	0	0	1	Normal operation
1	x	x	0	Failure detected
x	1	x	0	Failure detected and latched Channel 1 is switched off
x	x	1	0	Failure detected and channel 1 is switched off

**Power drivers**

Failure situation	ST
0 = Situation doesn't exist	1 = Normal operation
1 = Situation exists	0 = Failure detected
X = 0 or 1	

In overcurrent situation the channel 2 will be switched off, and after typ. 4 ms the channel will be switched on again. Channel 2 is also overtemperature protected. In overtemperature situation channel 2 will be switched off and will restart if the junction temperature falls by thermal shutdown hysteresis  $T_{OTH}$ .

## 6.2 Electrical characteristics

**Table 6 Electrical characteristics**

$V_S = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ : All voltages with respect to ground.  
 Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Output channel resistance</b>							
On state resistance CH1	$R_{DSon}$	–	0.60	0.70	$\Omega$	$I_{Dnom}=1.3\text{ A}$ ; $T_j=150\text{ °C}$	6.2.1
On state resistance CH2	$R_{DSon}$	–	1.10	1.20	$\Omega$	$I_{Dnom}=0.3\text{ A}$ ; $T_j=150\text{ °C}$	6.2.2
<b>Input characteristics</b>							
Parallel input pin low level IN1,IN2	$V_{IN,L}$	–	–	1.00	V	–	6.2.3
Parallel input pin high level IN1,IN2	$V_{IN,H}$	2.00	–	–	V	–	6.2.4
Parallel input pin hysteresis IN1,IN2	$V_{IN,HYS}$	50	–	250	mV	<sup>1)</sup>	6.2.5
Parallel input pin input pull down current IN1, IN2	$I_{IN\_PD\_H}$	20	50	100	$\mu\text{A}$	$V_{IN} = 5\text{ V}$	6.2.6
	$I_{IN\_PD\_L}$	2.40	–	–	$\mu\text{A}$	$V_{IN} = 0.6\text{ V}$	
<b>Clamping voltage</b>							
Output clamping voltage CH1	$V_{DScl}$	30	35	40	V	$I_{OUT1} = 0.02\text{ A}$	6.2.7
<b>Leakage currents</b>							
Output leakage current in Off mode, CH1	$I_{Doff}$	–	–	3	$\mu\text{A}$	$V_{DS} = 13.5\text{ V}$ ; $T_j=150\text{ °C}$ <sup>1) 2)</sup>	6.2.8
Output leakage current in Off mode, CH2	$I_{Doff}$	–	–	3	$\mu\text{A}$	$V_{DS} = 13.5\text{ V}$ ; $T_j=150\text{ °C}$ <sup>1)</sup>	6.2.9
<b>Timing</b>							
Turn-on delay time CH1	$t_{dON}$	–	0.25	1	$\mu\text{s}$	$V_S = 13.5\text{ V}$ , $I_{DS1} = 1.3\text{ A}$ , resistive load <sup>1) 3)</sup>	6.2.10
Turn-on delay time CH2	$t_{dON}$	–	0.15	1.2	$\mu\text{s}$	$V_S = 13.5\text{ V}$ , $I_{DS2} = 0.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.11

**Power drivers**

**Table 6 Electrical characteristics (cont'd)**

$V_s = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ : All voltages with respect to ground.  
 Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Turn-off delay time CH1	$t_{dOFF}$	–	0.65	1.5	$\mu\text{s}$	$V_s = 13,5\text{ V}$ , $I_{DS1} = 1.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.12
Turn-off delay time CH2	$t_{dOFF}$	–	0.35	1.5	$\mu\text{s}$	$V_s = 13.5\text{ V}$ , $I_{DS2} = 0.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.13
Turn-on time CH1	$t_{sON}$	–	0.45	1.2	$\mu\text{s}$	$V_s = 13.5\text{ V}$ , $I_{DS1} = 1.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.14
Turn-on time CH2	$t_{sON}$	–	0.20	1	$\mu\text{s}$	$V_s = 13.5\text{ V}$ , $I_{DS2} = 0.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.15
Turn-off time CH1	$t_{sOFF}$	–	0.40	1.2	$\mu\text{s}$	$V_s = 13.5\text{ V}$ , $I_{DS1} = 1.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.16
Turn-off time CH2	$t_{sOFF}$	–	0.20	1	$\mu\text{s}$	$V_s = 13.5\text{ V}$ , $I_{DS2} = 0.3\text{ A}$ , resistive load <sup>1)</sup>	6.2.17

**Overcurrent protection**

Output current switch off threshold CH1	$I_{DS\_OC}$	2.6	–	5	A	$6\text{ V} < V_s < 18\text{ V}$	6.2.18
Output current switch off threshold CH2	$I_{DS\_OC}$	3.0	–	6.5	A	$6\text{ V} < V_s < 18\text{ V}$	6.2.19
Off time of CH2 in current switch off	$t_{off}$	3	–	8	ms	–	6.2.20
Current switch off filter time CH1, CH2	$t_{CL\_f}$	0.5	–	3	$\mu\text{s}$	–	6.2.21

**Open load diagnosis for CH 1 in OFF state**

Open load detection threshold voltage for CH1	$V_{DSol}$	2.00	2.80	3.20	V	–	6.2.22
Output pull-down diagnosis current	$I_{Dpd}$	50	100	150	mA	$V_{DS} = 13.5\text{ V}$	6.2.23
Open load diagnosis delay time	$t_d$	100	–	200	$\mu\text{s}$	–	6.2.24

**Status signal**

Low level output voltage	$V_{OUT\_L}$	–	–	0.4	V	$I_{NRO} = 100\text{ mA}$	6.2.25
High level output voltage	$V_{OUT\_H}$	$V_{5DD} - 0.4$	–	–	V	$I_{NRO} = -100\text{ mA}$	6.2.26
Status settling time after overcurrent	$t_{ST,set,OC}$	–	–	20	$\mu\text{s}$	<sup>1)</sup>	6.2.27
Status clear time	$t_{ST,clear}$	–	–	20	$\mu\text{s}$	<sup>1)</sup>	6.2.28


**Power drivers**

**Table 6 Electrical characteristics (cont'd)**


$V_S = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ : All voltages with respect to ground.  
 Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Overtemperature protection</b>							
Overtemperature	$T_{OT}$	150	–	200	°C	1)	6.2.29
Overtemperature hysteresis	$T_{OTH}$	–	20	–	°C	1)	6.2.30

- 1) Not subject to production test, specified by design.
- 2) In OFF mode open load diagnosis pull down current active.
- 3) Definition see [Figure 8](#).



**Figure 8 Timing**



**Figure 9 Open load detection**



Power drivers




Figure 10 Overcurrent detection

K-line

## 7 K-line

### 7.1 K-line

The K-line module is a serial link bus interface device designed to provide bi-directional half-duplex communication interfacing. It is designed to interface vehicles via the special ISO K-line and meets the ISO standard 9141. The device's K-line bus driver's output is protected against bus shorts.

K-line module transforms 5.0 V micro-controller logic signals to battery level logic signals and vice versa. The over current limitation limits the current to a specified limit. In case of overtemperature on OUT1 the low-side switch and the output stage KIO will be switched off and can only be re-activated if the temperature has decreased below the minimum hysteresis value.




Figure 11 K-line block diagram

**K-line**

**Table 7 Electrical characteristics: K-line**

$V_S = 13.5\text{ V}$ ,  $T_j = -40\text{ °C}$  to  $+150\text{ °C}$ : All voltages with respect to ground.  
 Positive current flowing into pin (unless otherwise specified).

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
<b>Output RX</b>							
Low level output voltage	$V_{RX,L}$	-	-	0.4	V	$I_{RX} = 100\text{ mA}$	7.1.1
High level output voltage	$V_{RX,H}$	$V_{5DD} - 0.4$	-	-	V	$I_{RX} = -100\text{ mA}$	7.1.2
<b>Input TX</b>							
Input pin low level	$V_{TX,L}$	-	-	1.00	V	-	7.1.3
Input pin high level	$V_{TX,H}$	3.20	-	-	V	-	7.1.4
Input pin hysteresis	$V_{TX,HYS}$	280	500	700	mV	1)	7.1.5
Input pin pull up current	$I_{IN\_PU}$	-70	-	-150	$\mu\text{A}$	$V_{TX} = 0$	7.1.6
<b>KIO input / output</b>							
Low level output voltage	$V_{KIO,L}$	-	-	1.4	V	TX = low, $R_{KIO} = 480\text{ W}$	7.1.7
Current limitation	$I_{KIO(lim)}$	40	-	140	mA	-	7.1.8
Output pull-down current	$I_{KIO,PD}$	5	-	15	$\mu\text{A}$	TX = high	7.1.9
<b>KIO input comparator</b>							
Input low voltage	$V_{IN\_L}$	-	-	$0.4 \cdot V_S$	V	-	7.1.10
Input high voltage	$V_{IN\_H}$	$0.6 \cdot V_S$	-	-	V	-	7.1.11
Input threshold hysteresis	$V_{IN\_Hys}$	$0.02 \cdot V_S$	-	$0.175 \cdot V_S$	V	-	7.1.12
<b>Transfer characteristics KIO-&gt;RX and TX-&gt;KIO</b>							
CRX = 25 pF; RKIO = 540 $\Omega$ ; CKIO $\leq$ 1.3 nF; $V_S = 13.5\text{ V}$							
Transmission frequency KIO->RX	$f_{RKIO}$	-	-	500	kHz	$C_{KIO} = 0\text{ pF}$	7.1.13
Transmission frequency TX->KIO	$f_{TKIO}$	-	-	100	kHz	-	7.1.14
Off delay / rise time KIO->RX	$t_{drR}$	0.05	-	0.5	$\mu\text{s}$	$C_{RX,load} = 1.6\text{ pF}^{2)}$	7.1.15
Off delay / rise time TX->KIO	$t_{drT}$	0.05	-	0.5	$\mu\text{s}$	$C_{KIO,load} = 1.6\text{ pF}^{1)}$ 2)	7.1.16
On delay / fall time KIO->RX	$t_{dfR}$	0.05	-	0.5	$\mu\text{s}$	$C_{RX,load} = 1.6\text{ pF}^{2)}$	7.1.17
On delay / fall time TX->KIO	$t_{dfT}$	0.05	-	0.5	$\mu\text{s}$	$C_{KIO,load} = 1.6\text{ pF}^{2)}$	7.1.18

1) Not subject to production test, specified by design.

2) For definition see [Figure 12](#).

K-line





Figure 12 K-line transfer characteristics

**Application information**

**8 Application information**

*Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*



**Figure 13 Application diagram**


*Note: This is a very simplified example of an application circuit. The function must be verified in the real application.*

**8.1 Further application information**

- For further information you may contact <http://www.infineon.com/>

**Package outlines**

**9 Package outlines**



**Figure 14 PG-SSOP-24<sup>1)</sup>**

**Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products, and to be compliant with government regulations, the device is available as a green product. Green Products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:  
<http://www.infineon.com/packages>.

1) Dimensions in mm

Revision history

## 10 Revision history

Revision	Date	Changes
1.0	2012-10-01	Datasheet release
1.1	2021-01-15	Parameter updates and improvements: 4.1.3.a and 4.1.3b: 4.1.3 split; Maximum rating of KIO - minimum value reduced. 4.2.1: $V_S$ functional range increased. 5.3.1: $V_{DD}$ functional range condition increased. 5.3.2: Removed, as obsolete. 5.3.4a: Load regulation improved, 5.3.4 removed. 5.3.5: Line regulation voltage range condition increased. 5.3.30: Re-defintion of low drop operation, 5.3.8, 5.3.9a and 5.3.9b removed, low drop resistance value added.
		Editorial changes.

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2021-01-15**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2021 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.