September 2006

FDS4935BZ

FAIRCHILE

Dual 30 Volt P-Channel PowerTrench[®] MOSFET

General Description

This P-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers, and battery chargers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{\text{DS}(\text{ON})}$ specifications.


The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.



Features

- -6.9 A, -30 V. $R_{DS(ON)} = 22 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 35 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- Extended V_{GSS} range (–25V) for battery applications
- ESD protection diode (note 3)
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DS\}	Drain-Source Voltage		-30	V
V _{GS}	Gate-Source Voltage		<u>+</u> 25	V
ID	Drain Current – Continuous	(Note 1a)	-6.9	A
	– Pulsed		-50	
PD	Power Dissipation for Single Operation	(Note 1a)	1.6	W
		(Note 1b)	1.0	
		(Note 1c)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperat	ure Range	-55 to +150	°C
Therma	I Characteristics	I		I
Rain	Thermal Resistance Junction-to-Ambient	(Note 1a)	78	°C/W

$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS4935BZ	FDS4935BZ	13"	12mm	2500 units


©2006 Fairchild Semiconductor Corporation

FDS4935BZ Rev B1 (W)


	Devenuetev	Test Canditions	N/1:	T	Max	11
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = -250 \mu\text{A}$	-30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = –250 µA,Referenced to 25°C		24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 V, V_{GS} = 0 V$			-1	μΑ
I _{GSS}	Gate–Body Leakage	$V_{GS} = \pm 25 V, V_{DS} = 0 V$			<u>+</u> 10	μA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-1	-1.9	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 µA,Referenced to 25°C		-5		mV/°C
r _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{\rm GS} = -10 \; V, \; \; I_{\rm D} = -6.9 \; A \\ V_{\rm GS} = -4.5 \; V, \; \; I_{\rm D} = -5.3 \; A \\ V_{\rm GS} = -10 \; V, \; I_{\rm D} = -6.9 A, T_{\rm J} = 125^{\circ} C \end{array} $		18 27.5 26	22 35 34	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = -5 V$, $I_{D} = -6.9 A$		22		S
Dynamic	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -15 V$, $V_{GS} = 0 V$,		1360		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		240		pF
C _{rss}	Reverse Transfer Capacitance			200		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -15 V$, $I_D = -1 A$,		12	22	ns
tr	Turn–On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		13	23	ns
t _{d(off)}	Turn–Off Delay Time			68	108	ns
t _f	Turn–Off Fall Time			38	61	ns
Q _{g(TOT)}	Total Gate Charge, V _{GS} = 10V	$V_{DS} = -15 V$, $I_{D} = -6.9 A$,		29	40	nC
Q _{g(TOT)}	Total Gate Charge, V _{GS} = 5V	V _{GS} = -10 V		16	23	nC
Q _{gs}	Gate-Source Charge			4		nC
Q _{gd}	Gate–Drain Charge			7		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source				-2.1	A
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = -2.1 A$ (Note 2)		-0.8	-1.2	V
t _{RR}	Reverse Recovery Time	I _F = -8.8 A,		24		ns
Q _{RR}	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A}/\mu \text{s} \qquad (\text{Note 2})$		9		nC

Notes:

1. R_{0.JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $\rm R_{_{0JC}}$ is guaranteed by design while $\rm R_{_{0CA}}$ is determined by the user's board design.



a)	78°C/W steady state	Q Q Q Q
ω,		
	when mounted on a	
	1in ² pad of 2 oz	0000
	•	JJU
	copper	ଦ୍ଦ୍ତ୍ତ






c) 135°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

FDS4935BZ



FDS4935BZ



FDS4935BZ

FDS4935BZ Rev B1 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FACT Quiet Series™ ActiveArray™ GlobalOptoisolator™ GTO™ Bottomless™ Build it Now™ HiSeC™ CoolFET™ I²C™ i-Lo™ CROSSVOLT™ DOME™ ImpliedDisconnect[™] **EcoSPARK™** IntelliMAX™ E²CMOS™ ISOPLANAR™ EnSigna™ LittleFET™ MICROCOUPLER™ FACT™ FAST® MicroFET™ FASTr™ MicroPak™ FPS™ MICROWIRE™ FRFET™ MSX™ MSXPro™ Across the board. Around the world.™

OCX™ OCXPro™ **OPTOLOGIC**[®] OPTOPLANAR™ PACMAN™ POP™ Power247™ PowerEdge™ PowerSaver™ PowerTrench® **QFET**® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect™ SerDes™ ScalarPump™

SILENT SWITCHER® SMART START™ SPM™ Stealth™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

UniFET™ UltraFET® VCX™ Wire™

SyncFET™ тсм™ TinyBoost™ TinyBuck™ TinyPWM™ TinyPower™ TinyLogic® TINYOPTO™ TruTranslation™ UHC™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

The Power Franchise[®]

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

PRODUCT STATUS DEFINITIONS