



**www.ti.com** ... SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009

**1.6 MHz, 3-V TO 6-V INPUT, 3-A SYNCHRONOUS STEP-DOWN SWIFT™ CONVERTER**

**Check for Samples: [TPS54317](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tps54317)**

## **<sup>1</sup>FEATURES**

- **<sup>2</sup> 60-m<sup>Ω</sup> MOSFET Switches for High Efficiency DESCRIPTION**
- 
- 
- 
- 
- 
- 
- 
- 

- **Power Distributed at 5 V or 3.3 V**
- **Point of Load Regulation for High Performance DSPs, FPGAs, ASICs, and Microprocessors**
- **Broadband, Networking and Optical Communications Infrastructure**

**at 3-A Continuous Output Current** As members of the SWIFT™ family of dc/dc **• Adjustable Output Voltage Down to 0.9 V With** regulators, the TPS54317 low-input-voltage **1% Accuracy** high-output-current synchronous-buck PWM • Switching Frequency: Adjustable From the converter integrates all required active components.<br>
280 kHz to 1600 kHz<br>
• Externally Compensated for Design Flexibility and provides high performance, voltage error amplifier t provides high performance under transient conditions; **•** Fast Transient Response an undervoltage-lockout circuit to prevent start-up<br>until the input voltage reaches 3 V; an internally and Load Protected by Peak Current Limit and<br>
• Thermal Shutdown<br>
• Thermal Shutdown<br> **• Load Protected by Peak Current Limit and externally** set slow-start circuit to limit in-rush<br>
• currents; and a power good output useful **Integrated Solution Reduces Board Area and processor/logic reset, fault signaling, and supply**<br> **Total Cost** sequencing. sequencing.

**Spacing Saving 4mm x 5mm QFN Packaging** The TPS54317 device is available in a thermally **• For SWIFT Documentation, Application Notes,** enhanced 24-pin QFN (RHF) PowerPAD™ package, **and Design Software, see the TI website at** which eliminates bulky heatsinks. TI provides **[www.ti.com/swift](http://www.ti.com/swift)** evaluation modules and the SWIFT designer software tool to aid in achieving high-performance power supply designs to meet aggressive equipment **APPLICATIONS** development cycles. **• Low-Voltage, High-Density Systems With**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SWIFT, PowerPAD are trademarks of Texas Instruments.

 $\mathbf{V}$ 

### SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009 ... **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **ORDERING INFORMATION**



(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

(2) The RHF package is available in two different tape and reel quantities. Add an R suffix to the device type (i.e. TPS54317RHFR) for a 3000 piece reel and add a T suffix (TPS54317RHFT) for a 250 piece reel.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

<span id="page-1-0"></span>

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**



Texas **INSTRUMENTS** 

**www.ti.com** ... SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009

# **PACKAGE DISSIPATION RATINGS(1) (2)**



(1) Maximum power dissipation may be limited by overcurrent protection.

Test board conditions:

(a) 3 inch x 3 inch, 4 layers, thickness: 0.062 inch

(b) 2 oz. copper traces located on the top of the PCB

(c) 2 oz. copper ground plane on the bottom of the PCB

(d) 2 oz. copper ground planes on the 2 internal layers

(e) 6 thermal vias (see the Recommended land pattern, [Figure 12](#page-9-0) )

# **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}$ C to 125°C,  $V_I = 3$  V to 6 V (unless otherwise noted)

<span id="page-2-0"></span>

(1) Specified by design

(2) Static resistive loads only

 $(3)$  Specified by the circuit used in [Figure 10](#page-7-0).



# **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40^{\circ}$ C to 125°C,  $V_I = 3$  V to 6 V (unless otherwise noted)

<span id="page-3-0"></span>

(4) Specified by design

Texas INSTRUMENTS

### **www.ti.com** ... SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009

### **PIN ASSIGNMENTS**



### **TERMINAL FUNCTIONS**



**INSTRUMENTS** 

Texas

<span id="page-5-0"></span>

### **ADDITIONAL 3-A SWIFT DEVICES**



## **RELATED DC/DC PRODUCTS**

- TPS40007 dc/dc controller
- PTH0407W 3-A plug-in module
- UC282-ADJ 3-A low dropout regulator

**www.ti.com** ... SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009

<span id="page-6-0"></span>



# **APPLICATION INFORMATION**

[Figure 10](#page-7-0) shows the schematic diagram for a typical TPS54317 application. The TPS54317 (U1) provides up to 3 A of output current at a nominal output voltage of 1.8 V. For proper thermal performance, the power pad underneath the TPS54317 integrated circuit needs to be soldered well to the printed circuit board.



**Figure 10. TPS54317 Schematic**

## <span id="page-7-1"></span><span id="page-7-0"></span>**INPUT VOLTAGE**

The input to the circuit is a nominal 3.3 VDC, applied **OUTPUT FILTER** at J1. The optional input filter (C1) is a 150-µF capacitor, with a maximum allowable ripple current of The output filter is composed of a 1.5-µH inductor 3 A. C9 is the decoupling capacitor for the TPS54317 and two capacitors. The inductor is a low dc and must be located as close to the device as resistance (0.017  $\Omega$ ) type, Coilcraft DO1813P-122HC. possible. The feedback loop is compensated so that the unity

### **FEEDBACK CIRCUIT**

**PCB LAYOUT** The resistor divider network of R1 and R2 sets the output voltage for the circuit at 1.8 V. R1, along with [Figure 11](#page-9-1) shows a generalized PCB layout guide for R5, R3, C5, C7, and C8 forms the loop compensation the TPS54317. network for the circuit. For this design, a Type 3 The VIN pins should be connected together on the topology is used.<br>printed circuit board (PCB) and bypassed with a low

selected. Connecting a 41.2-kΩ between RT (pin 22) TPS54317 ground pins. The minimum recommended<br>and analog ground can be used to set the switching bypass capacitance is 10-μF ceramic with a X5R or and analog ground can be used to set the switching bypass capacitance is  $10$ - $\mu$ F ceramic with a X5R or frequency from 280 kHz to 1.6 MHz. To calculate the  $\mu$  X7R dielectric and the optimum placement is closest frequency from 280 kHz to 1.6 MHz. To calculate the X7R dielectric and the optimum plane RT resistor, use the Equation 1: RT resistor, use the [Equation 1:](#page-7-1)

$$
R(\Omega) = \frac{51 \text{ k}}{f \text{ (MHz)}} - 4.7 \text{ k}
$$
 (1)

gain frequency is approximately 75 kHz.

ESR ceramic bypass capacitor. Care should be taken **OPERATING FREQUENCY** to minimize the loop area formed by the bypass In the application circuit, the 1.1-MHz operation is capacitor connections, the VIN pins, and the selected. Connecting a 41.2- $k\Omega$  between RT (pin 22) TPS54317 ground pins. The minimum recommended

**INSTRUMENTS** 

Texas



The TPS54317 has two internal grounds (analog and The PH pins should be tied together and routed to power). Inside the TPS54317, the analog ground ties the output inductor. Since the PH connection is the to all of the noise sensitive signals, while the power switching node, inductor should be located very close ground ties to the noisier power signals. Noise to the PH pins and the area of the PCB conductor injected between the two grounds can degrade the minimized to prevent excessive capacitive coupling. performance of the TPS54317, particularly at higher<br>output currents. Ground noise on an analog ground<br>plane can also cause problems with some of the<br>control and bias signals. For these reasons, separate<br>analog and power gr There should be an area of ground on the top layer Connect the output filter capacitor(s) as shown directly under the IC, with an exposed area for between the VOUT trace and PGND. It is important to directly under the IC, with an exposed area for between the VOUT trace and PGND. It is important to connection to the PowerPAD. Use vias to connect keep the loop formed by the PH pins. Lo. Co and this ground area to any internal ground planes. Use additional vias at the ground side of the input and<br>output filter capacitors as well. The AGND and PGND<br>pins should be tied to the PCB ground by connecting<br>them to the ground area under the device as shown.<br>The only compon output capacitors, the input voltage decoupling separation<br>capacitor, and the PGND pins of the TPS54317. Use compact. a separate wide trace for the analog ground signal connect the bias capacitor from the VBIAS pin to path. This analog ground should be used for the analog ground path. This analog ground should be used for the analog ground using the isolated analog ground<br>voltage set point divider, timing resistor RT, slow start and trace. The bias capacitor should be as close as voltage set point divider, timing resistor RT, slow start trace. The bias capacitor should be as close as capacitor ground if a capacitor and bias capacitor grounds. Connect this capasible to the VBIAS pin and analog ground . If a<br>trace directly to AGND (pin 1).

keep the loop formed by the PH pins,  $L_0$ ,  $C_0$  and PGND as small as practical.

slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace.





### **Figure 11. TPS54317 PCB Layout**

### <span id="page-9-1"></span>**LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE**

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area additional vias located under the device package may be added to enhance thermal performance. The vias under the package, but not in the exposed thermal pad area, can be increased in size to 0.018.



<span id="page-9-0"></span>**Figure 12. Recommended Land Pattern for 24-Pin QFN PowerPAD**

# **PERFORMANCE GRAPHS**

 $T_A = 25^{\circ}$ C,  $f_s = 1.1$  MHz,  $V_1 = 3.3$  V,  $V_0 = 1.8$  V (unless otherwise specified)



SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009 ... **www.ti.com**

## **DETAILED DESCRIPTION**

## (3) **Undervoltage Lock Out (UVLO)**

The actual slow-start is likely to be less than the circuit to keep the device disabled when the input<br>voltage (VIN) is insufficient. During power up, internal the internal rate. circuits are held inactive until VIN exceeds the **VBIAS Regulator (VBIAS)** nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up The VBIAS regulator provides internal analog and<br>begins. The device operates until VIN falls below the digital blocks with a stable supply voltage over begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in variations in junction temperature and input voltage. A the UVLO comparator, and a 2.5-us rising and falling high quality, low-ESR, ceramic bypass capacitor is the UVLO comparator, and a 2.5-us rising and falling edge deglitch circuit reduce the likelihood of shutting required on the VBIAS pin. X7R or X5R grade the device down due to noise on VIN. dielectrics are recommended because their values

<span id="page-11-0"></span>The slow-start/enable pin provides two functions; first,<br>the pin acts as an enable (shutdown) control by<br>keeping the device turned off until the voltage<br>exceeds the start threshold voltage of approximately<br>1.2 V. When SS/E the error amplifier is linearly ramped up from 0 V to<br>0.891 V in 3.35 ms. To make sure the part is<br>regulating using the internal V<sub>ref</sub>, the SS/ENA pin The voltage reference system produces a precise V<sub>ref</sub> regulating using the internal  $V_{ref}$ , the SS/ENA pin The voltage reference system produces a precise  $V_{ref}$  must be pulled above 1.95 V typically, 2.2 V max, signal by scaling the output of a temperature stable must be pulled above 1.95 V typically, 2.2 V max. signal by scaling the output of a temperature stable<br>Similarly. the converter output voltage reaches bandgap circuit. During manufacture, the bandgap Similarly, the converter output voltage reaches bandgap circuit. During manufacture, the bandgap regulation in approximately 3.35 ms. Voltage and scaling circuits are trimmed to produce 0.891 V regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-us falling edge deglitch circuit at the output of the error amplifier, with the amplifier<br>reduce the likelihood of triggering the enable due to connected as a voltage follower. The trim procedure reduce the likelihood of triggering the enable due to noise. **A constructed to the high precision regulation of the high precision regulation of the** 

TPS54317, since it cancels offset errors in the scale<br>external means of extending the slow-start time with<br>external means of extending the slow-start time with a low-value capacitor connected between SS/ENA **Oscillator and PWM Ramp**<br>and AGND. Adding a capacitor to the SS/ENA pin<br>has two effects on start-up. First, a delay occurs The oscillator frequency can be set to internally f has two effects on start-up. First, a delay occurs The oscillator frequency can be set to internally fixed<br>between release of the SS/ENA pin and start up of values of 350 kHz or 550 kHz using the SYNC pin as between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start a static digital input. If a different frequency of capacitor value and lasts until the SS/ENA pin operation is required for the application, the oscillator reaches the enable threshold. The start-up delay is approximately: 1600 kHz by connecting a resistor to the RT pin to

$$
t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ }\mu\text{A}}
$$
 (2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be  $R(\Omega) + 4.7k$  (4) observed before the externally set slow-start rate<br>takes control and the output rises at a rate<br>proportional to the slow-start capacitor. The slow-start<br>time set by the capacitor is approximately:<br>time set by the capacitor

$$
t_{\text{(SS)}} = C_{\text{(SS)}} \times \frac{0.7 \text{ V}}{5 \text{ }\mu\text{A}}
$$
 (3)

are more stable over temperature. The bypass **Slow-Start/Enable (SS/ENA) capacitor should be placed close to the VBIAS pin** 

ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY (MHz) =  $\frac{51 \text{ k}}{\text{R}(\Omega) + 4.7 \text{ k}}$ 

an RT resistor that sets the free-running frequency to 80% of the synchronization signal. [Table 1](#page-12-0) summarizes the frequency selection configurations.



Texas

**INSTRUMENTS** 



<span id="page-12-0"></span>

<b>SWITCHING FREQUENCY</b>	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	$\geq$ 2.5 V	Float
Externally set 280 kHz to 1600 kHz	Float	$R = 27.4$ k to 180 k
Externally synchronized frequency	Synchronization signal	$R = RT$ value for 80% of external synchronization frequency

**Table 1. Summary of the Frequency Selection Configurations**

## **Error Amplifier**

The high performance, wide bandwidth, voltage error low-side FET remains on until the VSENSE voltage amplifier sets the TPS54317 apart from most dc/dc decreases to a range that allows the PWM converters. The user is given the flexibility to use a comparator to change states. The TPS54317 is wide range of output L and C filter components to suit capable of sinking current continuously until the  $C_0$  the particular application needs. Type 2 or type 3 reaches the regulation set-point. the particular application needs. Type  $2$  or type  $3$ compensation can be employed using external<br>
If the current limit comparator trips for longer than<br>
100 ns, the PWM latch resets before the PWM ramp

Signals from the error amplifier output, oscillator, and energy in the output inductor, and consequently, the current limit circuit are processed by the PWM control output current. This process is repeated each cycle in logic. Referring to the internal block diagram, the which the current limit comparator is tripped. control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time **Dead-Time Control and MOSFET Drivers** and control logic block. During steady-state operation<br>
below the current limit threshold, the PWM<br>
below the current from flowing in both N-channel power<br>
comparator output and oscillator pulse train Current from flowing

During transient conditions, the error amplifier output integrated bootstrap switch improves drive efficiency could be below the PWM ramp valley voltage or and reduces external component count. above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side **Overcurrent Protection** FET remains on until the oscillator pulse signals the<br>control logic to turn off the high-side FET and turns<br>on the low-side FET. The device operates at its<br>maximum duty cycle until the output voltage rises to<br>the regulati

exceeds the error amplifier output. The high-side FET **PWM Control** turns off and low-side FET turns on to decrease the

flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

### SLVS619B –NOVEMBER 2005–REVISED SEPTEMBER 2009 ... **www.ti.com**

### <span id="page-13-0"></span>**Thermal Shutdown**

(5) The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the Where: junction temperature exceeds 150°C. The device is  $V_1$ min = minimum input voltage released from shutdown when the junction released from shutdown when the junction  $I_0$ max = maximum load current temperature decreases to 10°C below the thermal  $R$ L = series resistance of the output inductor shutdown trip point and starts up under control of t slow-start circuit. Thermal shutdown provides [Equation 5](#page-13-0) assumes maximum on resistance for the protection when an overload condition is sustained for internal high-side and low-side FETs. several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control The lower limit is constrained by the minimum<br>of the soft-start circuit beating up due to the fault controllable on time which may be as high as 150 ns. of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal The approximate minimum output voltage for a given input voltage, operating frequency, and minimum load shutdown point.

### <span id="page-13-1"></span>**Power Good (PWRGD)**

The power good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled<br>low if VIN is less than the UVLO threshold, or<br>SS/ENA is low, or thermal shutdown is asserted.<br>When VIN = UVI O threshold SS/FNA = enable Fs = programmed operating frequenc When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of  $V_{ref}$ , the open drain  $I_{O} =$  minimum load current output of the PWRGD pin is high. A hysteresis RL = series resistance of the output inductor voltage equal to 3% of  $V_{ref}$  and a 35-us falling edge deglitch circuit prevent tripping of the power good [Equation 6](#page-13-1) assumes nominal on resistance for the comparator due to high frequency noise. This high-side and low-side FETs, and has an eight

Due to the internal design of the TPS54317, there are functionality. both upper and lower output voltage limits for any given input voltage. Additionally, the lower boundary of the output voltage set point range is also dependent on operating frequency. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 90% and is given by [Equation 5](#page-13-0):

 $V_{\Omega}$ max = 0.9 x  $V_{\text{I}}$ min -  $I_{\Omega}$ max [(-0.016 x  $V_{\text{I}}$ min + 0.184) + RL]

current is given in [Equation 6](#page-13-1):

 $V<sub>0</sub>$ min = (150E-9 x V<sub>I</sub>max x Fs x 1.08) - I<sub>o</sub>min x

$$
\left[ \left( \frac{-0.026}{3} \times V_1 \text{max} + 0.111 \right) + \text{RL} \right]_{(6)}
$$

percent factor for variation of operating frequency set **OUTPUT VOLTAGE LIMITATIONS** point. Any design operating near the operational limits of the device should be carefully checked for proper

### **REVISION HISTORY**

### **Changes from Original (November 2005) to Revision A .. Page**

- Changed Abs Max Table From:  $V_O$  PH (transient) value -1.5 to 10 V To: PH (transient < [2](#page-1-0)0 ns) value -2 to 10 V ........ 2
- Added MAX value = 3V to the Electrical Characteristics Start threshold voltage, UVLO .. [3](#page-2-0)
- Changed the Functional Block Diagram component value near pin BOOT From: 30 mΩ To: 59 mΩ ................................. [6](#page-5-0)
- Changed [Figure 1](#page-6-0) label From: Drain-Source On-State Resistabce Ω To: Drain-Source On-State Resistabce mΩ ....... [7](#page-6-0)
- Changed [Figure 2](#page-6-0) label From: Drain-Source On-State Resistabce Ω To: Drain-Source On-State Resistabce mΩ ....... [7](#page-6-0)

### **Changes from Revision A (February 2006) to Revision B ... Page**

• Added Voltage to regulate using the internal Vref, SS/ENA .. [4](#page-3-0) • Added text to the first paragraph of the Slow-Start/Enable (SS/ENA) section - To make sure the part is regulating using the internal Vref, the SS/ENA pin must be pulled above 1.95 V typically, 2.2 V max. ... [12](#page-11-0)

Texas **INSTRUMENTS** 



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 31-May-2023



**TEXAS** 

## **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com www.ti.com 3-Jun-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **RHF0024A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **RHF0024A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RHF0024A VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated